View PI3TB212ZLE_8932917.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 03/12/13 features ? ? supports 5.4gbps for displayport 1.2 and 10.3gbps for tunderbolt electrical standard ? ? supports dp and dp++ confguration ? ? supports aux and ddc mux ? ? v dd operating range for normal operation: 3.3v10% ? ? extended operation down to 2.5v min on the lstx/lsrx to tbc-9/tbc-11 channels (performance not guaranteed, but all bufers will still operate) ? ? esd protection on all pins ? ? 1.0kv hbm per jesd22 standard ? ? p ackaging (pb-free & green): 3.0 mm x 3.0 mm, 24-contact tqfn application ? ? tunderbolt over mini-dp connector enablement description pericom semiconductor's pi3tb212 is a high-speed multi - plexer/demultiplexer switch. pi3tb212 can switch signals up to 10.3125gbps for displayport and tunderbolt?(tb) ap - plications. te device supports 5.4gbps for displayport and 10.3125gbps for tunderbolt. pi3tb212 is a major advance over frst-generation tunderbolt solutions. pi3tb212 integrates the 10.3125 gbps tunderbolt path. tis eliminates external pin diode switches, thereby reducing board space, reducing cost, and improving link perfor - mance. pi3tb212 achieves excellent signal integrity at 10.3125 gbps as evidenced by measured results. pi3tb212 10.3gbps tunderbolt? and displayport? switch vdd aux- aux+ ddc_sda ddc_scl tb_rx_1(n) tb_rx_1(p) gnd ml1(n) ml1(p) hpd_out 10g_en tbc-2 ca_det_out lstx lsrx dp_en# tbc-18 tbc-16 gnd tbc-11 tbc-9 tbc-4 s0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 2021 2223 24 gnd gnd pin configuration (top view) block diagram controller chip ca_det_out ddc_scl ddc_sda aux+ aux- tb rx_1(p) tb rx_1(n) ml1(p) ml1(n) lstx lsrx s0 dp_en# 10g_en hpd_out vdd tbc-16 tbc-18 tbc-9 tbc-11 pu/pd enables hpd_sink tbc-4 tbc-2 r1 r2 vdd r3 r4 all trademarks are property of their respective owners. 13-0026
2 03/12/13 pin description pin # pin name ty pe description 17 tbc-2 i connector side hot plug detect input. connect to mini-dp connector pin2 11 10 ml1(p) ml1(n) i/o controller side channel 1, displayport positive signal (external ac coupling is required) controller side channel 1, displayport negative signal (external ac coupling is required) 22 23 tbc-16 tbc-18 i/o sink side tb rx1(p) or aux+ signal or ddc_scl. connect to mini-dp connector pin 16. sink side tb rx1(n) or aux- signal or ddc_sda. connect to mini-dp connector pin 18. 19 20 tbc-9 tbc-11 i/o sink side dp main link + signal or lstx. connect to mini-dp connector pin 9. sink side dp main link - signal or lsrx. connect to mini-dp connector pin 11 2 1 aux+ aux- i/o controller side aux positive signal controller side aux negative signal 8 7 tb r x_1(p) tb r x_1(n) i/o controller side 10gbps positive signal (external ac coupling is required) controller side 10gbps negative signal (external ac coupling is required) 5 4 ddc_scl ddc_sda i/o controller side ddc clock controller side ddc data 18 tbc-4 i connector side cable detect for dp++ dongle. connect to mini-dp connector pin 4. 12 hpd_out o controller side bufered hot plug detect output 14 13 lstx lsrx i/o o controller side un-bufered uart tx signal. integrated 9k w pull-up controller side bufered uart rx signal. 1m w pull-down present at bufer input 24 s0 i control signal. see truth table for detailed functionality 16 ca_det_out o cable detect bufered output coming from tbc-4 (pin 18) 6 dp_en# i displayport path enable. see truth table for detailed functionality. 15 10g_en i 10g path enable. see truth table for detailed functionality. 3 vdd power 3.3v+/-10% power supply voltage center pad, 9, 21 gnd ground ground. both pins and center pad must all be connected to gnd plane. all trademarks are property of their respective owners. pi3tb212 10.3gbps tunderbolt? and displayport? switch 13-0026
3 03/12/13 description of operation truth table device states control pins device and pu/pd confgurations s0 10g_en dp_en# tbc-4 2:1 mux 3:1 mux lsrx, hpd_out, & ca_det_out bufers r1, r2 status tunderbolt 10g mode 1 (system active) 0 (system sleep) 1 1 1 1 x x lstx & lsrx lstx & lsrx tb rx_1 hi-z all buffers on r1 = r2 = off r1 = r2 = off displayport mode 1 (system active) 0 (system sleep) 0 0 0 0 0 0 dp ml1 (p, n) hi-z aux hi-z all buffers on r1 = r2 = on r1 = r2 = on tmds mode 1 (system active) 0 (system sleep) 0 0 0 0 1 1 dp ml1 (p, n) hi-z ddc hi-z all buffers on r1 = r2 = on r1 = r2 = on detect mode x - don't care 0 1 x lstx & lsrx hi-z all buffers on r1 = r2 = on chip disable mode x - don't care 1 0 x hi-z hi-z all buffers on r1 = on, r2 = on power of (vdd = 0v) x - don't care x x x hi-z hi-z all buffers off r1 = off, r2 = on tunderbolt connector pins controller pin names tbc-16 ddc_scl or aux(p) or tb rx_1 (p) tbc-18 ddc_sda or aux(n) or tb rx_1 (n) tbc-9 ml1 (p) or lstx tbc-11 ml1 (n) or lsrx tbc-4 ca_det_out tbc-2 hpd_out all trademarks are property of their respective owners. pi3tb212 10.3gbps tunderbolt? and displayport? switch 13-0026
4 03/12/13 storage temperature .................................................... C65c to +150c supply voltage to ground potential ................................ C0.5v to +4.6v i/o (pin7 and 8) dc input voltage ................................... C0.5v to 1.5v i/o (pin 1, 2, 4, and 5) ........................................................-0.5v to 4.0v i/o (pin 10 and 11)..............................................................-0.5v to 2.6v i/o (pin 19 and 20) ............................................................ C0.5v to 4.0v dc output current ....................................................................... 120ma power dissipation ........................................................................... 0.5w control logic dc input voltage ......................................... vdd + 0.5v note: stresses greater than those listed under maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifcation is not implied. expo - sure to absolute maximum rating conditions for extended periods may affect reliability. maximum ratings (above which useful life may be impaired. for user guidelines, not tested.) recommended operating conditions symbol parameter conditions min typ max units vdd 3.3v power supply 3.0 3.3 3.6 v i dd current consumption in normal op - peration control pins = gnd or vdd, lstx = vdd 300 780 ua i ddq (sys - tem off) current consumption when s0 = 0 s0 = 0, tbc-2 and tbc-4 = gnd or vdd, lstx = vdd, all i/os are foating 100 300 i dd_detect current consumption during detect s0 = vdd, 10g_en = 0, dp_en# = vdd, lstx = vdd, all i/os are foating 120 300 p dd total power from v dd 3.3v supply control pins = gnd or vdd, lstx = vdd 1 2.8 mw p ddq (sys - tem off) power consumption when s0 = 0 s0 = 0, tbc-2 and tbc-4 = gnd or vdd, lstx = vdd 330 1080 uw p dd_detect power consumption during detect s0 = vdd, 10g_en = 0, dp_en# = vdd, lstx = vdd 400 1080 uw t case case operating temperature range 0 105 c electrical characteristics dc electrical characteristics for switching over operating range parameters description test conditions (1) min ty p (1) max v ih input high voltage for s0, dp_en#, 10g_en, tbc-4, tbc-2, tbc-11 vdd = 3.3v 1.8 v v il input low voltage for s0, dp_en#, 10g_en, tbc-4, tbc-2, tbc-11 vdd = 3.3v 0.8 v ik clamp diode voltage vdd = max., i in = C18ma C0.7 C1.2 i ih input high current for s0, dp_ en#, 10g_en, tbc-4. tbc-2 vdd = max., v in = v dd -1 1 a i il input low current for s0, dp_en#, 10g_en, tbc-4, tbc-2 vdd = max., v in = 0v -1 1 i off (tbc pins) leakage from tbc-16 vdd = 0v, 1.5v present on tbc-16 tb rx_1 (p/n) is foating -60 +60 a leakage from tbc-18 vdd = 0v, 1.5v present on tbc-18 tb rx_1 (p/n) is foating -20 +20 leakage from tbc-9, tbc-11, tbc- 4, & tbc-2 vdd = 0v, 3.3v present on tbc pins ml1(p/n) is foating -20 +20 all trademarks are property of their respective owners. pi3tb212 10.3125gbps tunderbolt and displayport switch 13-0026
5 03/12/13 parameters description test conditions min. ty p. max. units r on aux/lstx aux & lstx on resistance vdd = 3.3v vinput = 3.3v, iinput = -40ma 9 15 ohms r on tb tb on resistance vdd = 3.3v vinput = 0v, iinput = -40ma 5 8 r on dp dp on resistance vdd = 3.3v vinput = 0v, iinput = -40ma 5 8 r on ddc ddc on resistance vdd = 3.3v vinput = 3.3v, iinput = -40ma 5 25 r on table dc electrical characteristics for switching over operating range parameters description test conditions (1) min ty p (1) max units i leakage leakage on tb-16/tb-18 tunderbolt 10g mode vdd = 3.6v. tb path on. vin = 1.0v, tbrx_1 (p/n) is foating 20 50 a i ozl i/o leakage for ddc/aux vdd = 3.6v. vin = 0v 10 15 i/o leakage for tb rx1(p/n) vdd = 3.6v. vin = 0v; tbc16, 18 = 0.2v 20 50 i/o leakage for ml1 vdd = 3.6v. vin = 0v; tbc9, 11 = 0.5v 10 15 i/o leakage for lstx vdd = 3.6v. vin = 0v -600 -400 -300 i/o leakage for tbc9 and 11 vdd = 3.6v, vin = 0v, ml1 (p/n) is foat - ing 10 15 i/o leakage for tbc16 and 18 vdd = 3.6v, vin = 0v, s0=low, 10g_en = high, dp_en# = high, tbrx_1 (p/n) is foating, tunderbolt mode 40 78 i ozh i/o leakage for ddc/aux vdd = 3.6v. vin = vdd 10 15 i/o leakage for tb rx1(p/n) vdd = 3.6v. vin = 0.5v 20 50 i/o leakage for ml1 vdd = 3.6v. vin = 2.6v 10 15 i/o leakage for lstx vdd = 3.6v. vin = vdd 10 15 i/o leakage for tbc9 and 11 vdd = 3.6v, vin = vdd, ml1(p/n) is foating 10 15 i/o leakage for tbc16 and 18 vdd = 3.6v, vin = vdd, s0=low, 10g_ en = high, dp_en# = high, tbrx_1 (p/n) is foating, tunderbolt mode 80 150 all trademarks are property of their respective owners. pi3tb212 10.3125gbps tunderbolt and displayport switch 13-0026
6 03/12/13 parameters description test conditions min. ty p. max. units vih input high for tbc-2, tbc-4 and tbc-11 vdd = 3.6v 1.8 v vil input low for tbc-2, tbc-4 and tbc-11 vdd = 3.6v 0.8 voh output high for hpd_out, ca_det_out, and lsrx vdd = 3.3v+/-10%, ioh = -2ma 2.4 vdd vol output low for hpd_out, ca_det_out and lsrx vdd = 3.6v, iol = 2ma 0.8 buffers (hpd_out, ca_det_out, tbc-2, tbc-4 and lsrx) of-isolation 3 of-isolation for dp path f = 810mhz f = 1.35ghz f = 2.7ghz -27 -22 -16 db of-isolatoin for tb path f = 4.0ghz f = 5.0ghz -16 -15 db notes: 1. guaranteed by design. typical values are at v dd = 3.3v , t a = 25c ambient and maximum loading. 2. refer to fgure 1 for test setup 3. refer to fgure 3 for test setup dynamic electrical characteristics parameter description test conditions min. ty p. (1) max. units ddil (2) (tb r x _1) insertion loss on tb rx_1 (p, n) to tbc- 16 and tbc-18 path (v in = -10dbm, dc = 0v) f=4.0ghz f=5.0ghz f=8.0ghz -1.2 -1.5 -3.0 db ddil (ml1) insertion loss on ml1 (p, n) to tbc-9 and tbc-11 path (v in = -10dbm, dc = 0v) f=810mhz (rbr) f=1.35ghz (hbr1) f=2.7ghz (hbr2) -0.5 -0.7 -1.1 db ddrl (2) (tb r x _1) diferential return loss on 10g thunderbolt path f= 4.0ghz f= 5.0ghz f= 8.0ghz -24 -16 -9 db ddrl (ml1) diferential return loss on dp path f= 1.35ghz f= 2.7ghz f= 6.0ghz -31 -27 -17 db all trademarks are property of their respective owners. pi3tb212 10.3125gbps tunderbolt and displayport switch 13-0026
7 03/12/13 pull-up/pull-downs parameter description test conditions min. ty p. (1) max. units r2 pull-down value on aux+ path s0 = 10g_en = dp_en#=tbc-4 = 0v vdd=3.3v, tbc-16 = 3.3v vdd = 0v, tbc-16 = 3.3v 88 88 105 105 kohm r1 pull-up value on aux- path s0 = 10g_en = dp_en#=tbc-4 = 0v vdd = 3.3v, tbc-18 = 0v 88 105 kohm r4 pull-down value on lsrx path s0 = 10g_en = 0v; dp_ en#=tbc-11=3.3v; vdd = 3.3v 1 1.5 mohm r3 pull-up value on lstx path s0 = 10g_en = 0v; dp_en# = vdd; lstx=0v vdd = 3.3v 8.8 10.5 kohm notes: 1. t ypical values are at v dd = 3.3v , t a = 25c ambient and maximum loading. 2. see fgure 2 for test setup parameter description test conditions min. ty p max. units vp_tbt tb rx_1(p) and tb rx_1(n) path (2) vdd = 3.3v, ipass = 10ma 1.0 1.3 v vp_aux/ddc aux+, aux-, ddc_scl, & ddc_sda path (2) vdd = 3.3v, ipass = 10ma 3.6 4.2 v vp_ml ml1(p) and ml1(n) path (2) vdd = 3.3v, ipass = 10ma 2.2 2.5 v vp_lstx lstx signal path (2) vdd = 3.3v, ipass = 10ma 3.6 4.2 v linear region for analog switches (non-buffered paths) timing parameter description test conditions min. ty p. (1) max. units tsw switching time between paths vdd = 3.0v 2 us tstartup vdd valid to channel enable vdd valid = 2.7v vdd ramp is from 0v to 3.3v 10 us twa keup from sleep mode to on mode (tog - gling s0) vdd = 3.0v 2 us t b-b bit-to-bit skew within the same diferential pair vdd = 3.0v (between pin 22 & 23) 2 5 ps (between pin 19 & 20) 2 5 all trademarks are property of their respective owners. pi3tb212 10.3125gbps tunderbolt and displayport switch 13-0026
8 03/12/13 + ? + ? balanced port1 balanced port2 dut + ? 50 50 fig 3: diff. off isolation test circuit + ? + ? balanced port1 balanced port2 dut fig 1: diff. insertion loss and return test circuit vdd fig 2: linear region test setup test circuit for electrical characteristics (1-5) notes: 1. c l = load capacitance: includes jig and probe capacitance. 2. r t = termination resistance: should be equal to z out of the pulse generator 3. output 1 is for an output with internal conditions such that the output is low except when disabled by the output control. output 2 is for an output with internal conditions such that the output is high except when disabled by the output control. 4. all input impulses are supplied by generators having the following characteristics: prr mhz, z o = 50?, t r 2.5ns, t f 2.5ns. 5. the outputs are measured one at a time with one transition per measurement. 4pf c l vdd com port 200-ohm pulse generator d.u.t port2 port1 xen switching waveforms voltage waveforms switchingtimes ts w 50% 50% v dd v oh 0v v ol ts w ts w ts w output 1 output 2 v ol v oh xen 50% 50% test condition: output1: port 1=low, port 2=high output2: port 1=high, port 2=low all trademarks are property of their respective owners. pi3tb212 10.3125gbps tunderbolt and displayport switch 13-0026
9 03/12/13 measured insertion loss for 10gbps thunderbolt path at v dd = 3.3v , t a = 25c measured return loss for 10gbps thunderbolt path at v dd = 3.3v , t a = 25c all trademarks are property of their respective owners. pi3tb212 10.3125gbps tunderbolt and displayport switch 13-0026
10 03/12/13 measured data eye for 10.3125 gbps thunderbolt path at v dd = 3.0v , t a = 25c, prbs2^7-1 measured data eye for 5.4 gbps display port path at v dd = 3.0v , t a = 25c, prbs2^7-1 all trademarks are property of their respective owners. pi3tb212 10.3125gbps tunderbolt and displayport switch 13-0026
11 03/12/13 packaging mechanical: 24-contact tqfn ordering information ordering number package code package description PI3TB212ZLE zl pb-free & green 24-contact tqfn ? termal characteristics can be found on the company web site at www.pericom.com/packaging/ ? e = pb-free and green ? x sufx = tape/reel pericom semiconductor corporation ? 1-800-435-2336 please check for the latest package information on the pericom web site at www.pericom.com/packaging/ date: 05/07/12 description: 24-contact, very thin quad flat no-lead (tqfn) package code: zl24 document control #: pd-2109 revision: -- notes: 1. all dimensions are in mm. 2. coplanarity applies to the exposed thermal pad as well as the terminals 3. refer jedec mo-220 12-0353 all trademarks are property of their respective owners. pi3tb212 10.3gbps tunderbolt? and displayport? switch 13-0026

▲Up To Search▲

Price & Availability of PI3TB212ZLE

	To Download PI3TB212ZLE Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .