Part Number Hot Search : 
PT130 673ADT SBM28PT SMS2904S SMD1812 XE1202 4N70K N5236B
Product Description
Full Text Search
 

To Download 212X4-DSH-001-B Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  212X4-DSH-001-B mindspeed technologies ? april 2007 mindspeed proprietary and confidential applications ? smpte coaxial cable interface ? studio video applications ? broadcast video applications ? distribution video applications standards compliance ? smpte 259m, smpte 292m, smpte 344m (at appropriate data rates) ? dvb-asi (270 mbps) the m21204/m21214 are high-speed, low-power, adaptive co-axial cable equalizers designed to increase the maximum low-jitter transmission distance of serial di gital interface (sdi) video signals and dvb-asi across commonly used bandwidth-limiting 75 coaxial cable. these devices automatically optimize their transfer function based on the bit rate and cable length to minimize the inte r-symbol interference (isi) jitter caused by the cable and to remove the dc offset components introduced with the pathological test pattern and ac coupling in systems. the m21214 is designed to support at sd and hd data rates from 143 mbps and 1485 mbps. the m21204 is designed to support sd data rates between 143 mbps and 540 mbps. the low-noise, high-gain equalizer allows for low jitter hd transmissions up to a length of 200m (bel den 1694a) and 120m (belden 8281). for sd data rates, cable lengths up to 400m (belden 1694a) and 300m (belden 8281) are supported. the m21214 is designed to be a pin-for-pin compatible drop-in replacement for the legacy gs1524, while the m21204 is a pin-for-pin compatible drop-in replacement for the legacy gs9064. these devices offer lower power dissipation, a choice of a 2.5v or 3.3v power supply, for new designs, and increased typical input return loss of 25 db, depending on installed input bnc connector. functional block diagram thresh eq_byp clen m21204/m21214 cable equalizer sdi sdo sdi sdo sd/mute agc agc output buffer mute control cable length indicator input buffer 0 1 dc restore equalizer core features ? smpte/dvb-asi compliant at sd and hd (m21214) ? smpte/dvb-asi compliant at sd (m21204) ? pin for pin and functionally compatible with gs1524 (m21214) ? pin for pin and functionally compatible with gs9064 (m21204) ? interchangeable pcb footpr int for all three devices ? 2.5v or 3.3v supply ? low power (175 mw @ 2.5v, 230 mw @ 3.3v) ? 25 db typical input return loss with existing matching circuit ? extended temperature range: ?10 to 85 c m21204/m21214 sd and hd cable equalizers
212X4-DSH-001-B mindspeed technologies ? ii mindspeed proprietary and confidential ordering information part number package operating data rate operating temperature m21204g-xx* 16-pin soic (rohs compliant) 143?540 mbps ?10 c to 85 c m21214g-xx* 16-pin soic (rohs compliant) 143?1485 mbps ?10 c to 85 c * consult the price list for exact part number when ordering. * the letter ?g? designator after the part number indicates a rohs-compliant package. refer to www.mindspeed.com for additional information. revision history revision level date description b release april 2007 production release. specification changes to tables 2-3 , 2-5 , and 2-6 . a preliminary february 2007 combined m21204 and m21214 data sheets. (replaces 21204-dsh-001-c and 21214-dsh-001-f). removed 1.8v operation. removed cli and mute threshold specification.
212X4-DSH-001-B mindspeed technologies ? iii mindspeed proprietary and confidential table of contents ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii table of contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii list of figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iv list of tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . v 1.0 functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.1 pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 1.1.1 general nomenclature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 1.1.2 high-speed input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 1.1.3 high-speed output. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 1.1.4 adaptive equalization selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 1.1.5 cable length indicator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 1.1.6 output mute and signal detect. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 1.1.7 equalizer detailed description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 1.2 m21204/m21214 common signals by interface group . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 1.2.1 m21204/m21214 pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 2.0 product specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.1 general specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 2.2 input/output level specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 2.3 eq specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 2.4 package specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 2.5 manufactureability. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 2.5.1 electrostatic discharge. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 2.5.2 peak reflow temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 2.5.3 moisture sensitivity level (msl) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 2.6 design considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 2.6.1 thermal considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 a.1 glossary of terms/acronyms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13 a.2 reference documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13 a.2.1 external . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
212X4-DSH-001-B mindspeed technologies ? iv mindspeed proprietary and confidential list of figures figure 1-1. single-ended typical input matching/termination networ k . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 figure 1-2. test setup diagram for m21204/m21214 cable equalizer eval uation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 figure 1-3. m21204/m21214 pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 figure 2-1. output symbols definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 figure 2-2. m21204/m21214 packag ing details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
212X4-DSH-001-B mindspeed technologies ? v mindspeed proprietary and confidential list of tables table 1-1. power pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 table 1-2. high-speed signal pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 table 1-3. m21204/m21214 control/interface pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 table 2-1. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 table 2-2. recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 table 2-3. power dc electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 table 2-4. cmos input electrical specifications (logic signals only ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 table 2-5. high speed input electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 table 2-6. high speed output electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 table 2-7. cable equalizer distance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 table 2-8. sd/mute specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
212X4-DSH-001-B mindspeed technologies ? 1 mindspeed proprietary and confidential 1.0 functional description 1.1 pin descriptions 1.1.1 general nomenclature through out this data sheet, physical pins will be denoted in bold print. an array of pins can be called by each individual pin name (e.g. mf0, mf1, mf2, mf3 , and mf6 ) or as an array (e.g. mf[6, 5..0] or mf[6:0] ). 1.1.2 high-speed input digital video coaxial cables are ac coupled to the high-speed low-noise inputs, sdi/sdi , which, are designed to operate in both the single-ended or differential mode. the typical application is single-ended into the non-inverting sdi input with the inverting sdi input biased to match the bias on the used input. for gs9064/gs1524 drop-in co mpatibility, the m2 1204/m21214 do not contain any in ternal input terminations and require both external input termination as well as the matching circuit to exceed the smpte input return loss specifications. the package and ic design of the m21204/m21214 have been optimized for high-speed performance allowing them to exceed the smpte return loss spec by 5db to 10db using the recommended external matching/termination network and commonly employed through-hole, or vertical mount 75 bnc connectors. for non-inverting single-ended operation, the recommended input circuit is shown in figure 1-1 . for differential operation, the matching/termination circuit on sdi should be duplicated on sdi . the internal pull ups automatically bias sdi/sdi to 0.72 x av dd for proper ac coupled operation. figure 1-1. single-ended typical input matching/termination network m21204 m21214 8.2 nh sdi sdi 4.7uf bnc 4.7uf 75 37.5 75
functional description 212X4-DSH-001-B mindspeed technologies ? 2 mindspeed proprietary and confidential 1.1.3 high-speed output the high-speed differential outputs after equalization are made available on the sdo/sdo pins. the m21204/ m21214 support power supply voltages of 2.5v or 3.3v. for backwards compat ibility with a 3.3v power supply, the m21204/m21214 output swing and common-mode is compatible with the gs9064 and gs1524, respectively. 1.1.4 adaptive equalization selection in typical operation, the adaptive equalization is enabled with eq_byp = low, however, with eq_byp = high, the adaptive equalization and dc restore circuits are bypassed and the input is fed directly to the output. 1.1.5 cable length indicator when the adaptive equalization is ena bled (eq_byp = low), an analog voltage inversely proportional to the cable length is made available on clen. the same transfer function applies to all bit rates. when the adaptive equalization is disabled (eq_byp = high), the voltage falls to its highest val ue (this indicates 0m cable length). during an los (loss of input signal) event, the voltage falls to its lowest value. 1.1.6 output mute and signal detect when configured as an input by forcing a voltage on sd /mute = high (vdd), the output of the m21204/m21214 will be inhibited at logic low (outputs muted). when sd /mute = low (vss), the output is never muted and the programmable cable length based mute function is disabled. when tied to a high-impedance input or left floating, the programmable inhibit based on cable length is enabled and the pin is defined as an los output (logic). in the event of an los, the output is muted. the inhibit threshold is set with an analog voltage applied to the thresh input pin, this threshold will d epend on cable type (e.g. belden 1694a or 8281). 1.1.7 equalizer detailed description the basic equalizer design consists of interlaced stages of gain and equalization to maximize both the overall equalization gain as well as the input sensitivity for maxi mum performance with minimum jitter. in order to achieve maximum cable distances, the equalizer has over 50 db of broadband signal boost and maintains an input sensitivity of approximately 10 mv. us ing a high-performance silicon process, high gain-bandwid th products are achieved allowing for high-performance, wide dy namic range design with minimum power dissipation. since 270 mbps and 1.485 gbps signals are launched with different smpte specified ri se and fall times which can vary substantially (especially at the receive end after going though a wide dynamic range of valid cable lengths) the m21204/m21214 equalization routine determines both the bi t rate and the resultant signal hf attenuation as opposed to just looking at the launch edge rates. by determi ning both sets of conditions, it is possible to optimize the equalizer for both hd and sd performance. therefore, the m21204/m21214 maintain the same maximum cable length as optimized sd only equalizers. for example, a sd signal through a short cable can have the same edge rate as a hd signal through a long cable; yet, both conditions require different levels of equalization as well as different optimized inverse-transfer functions. the advanced equalization technology can make the distinction between the two cases for optimal performance. this also leads to proper mute threshold ( thresh ) and cable length indicator ( clen ) operation that is independent of the bit rate. in order to accommodate both the smpte worst case equalizer pathological patterns as well as some customer derived worst case dc offset patterns, a high-gain slicer is included in the signal path to correct for any eye- crossing wander due to ac coupling of the input.
functional description 212X4-DSH-001-B mindspeed technologies ? 3 mindspeed proprietary and confidential figure 1-2 shows the test setup used by mindspeed to evaluate the performance of the m21204/m21214 cable equalizers. 1.2 m21204/m21214 common signals by interface group figure 1-2. test setup diagram for m21204/m21214 cable equalizer evaluation table 1-1. power pins pin name pin number function type av ss 3, 6, 11, 14 ground power av dd 2, 15 positive supply power table 1-2. high-speed signal pins pin name pin number function default type sdi/sdi 4, 5 non-inverting and inverting serial data input to the adaptive equalizer gs9064/gs1524 compatible at 3.3v and external termination required. i?ac coupled high speed sdo/sdo 13, 12 non-inverting and inverting serial data output gs9064/gs1524 compatible at 3.3v o?high speed cml hd/sd-sdi video pattern generator (tektronix tg2000 or equivalent ) 75 coaxial cable m212 x4 cable equalizer m21212 cable driver hd/sd-sdi video monitor (tektronics wfm700 or equivalent )
functional description 212X4-DSH-001-B mindspeed technologies ? 4 mindspeed proprietary and confidential 1.2.1 m21204/m21214 pins table 1-3. m21204/m21214 control/interface pins pin name pin number function default type clen 1 cable length indicator output ? analog thresh 10 input control signal. programmable cable length forced mute threshold. this function is disabled if sd /mute = low. internal pull down analog sd /mute 16 bi-directional signal that can be used as an input control signal or as an output status indicator. when configured as an input by forcing a voltage on sd /mute = high (a voltage greater that 1.2v), the sdo outputs will be inhibited at logic low (outputs muted). when sd /mute = low, the output is never muted and the programmable cable length based mute function is disabled. when configured as an output (tied to a high- impedance input) or left floating, the programmable inhibit based on cable length is enabled. configured as output: low = input signal detect high = loss of signal configured as input: low = never mute high = force mute ?i/o eq_byp 9 input control signal that when enabled (high) bypasses the inputs directly to the output stage. low = normal operation high = disables eq and bypasses input to output internal pull down i?cmos agc/agc 7, 8 external agc (automatic gain control) capacitor connection points. use 1.0uf capacitor. internal pull up analog note: internal pull-up/pull-down is 100 k
functional description 212X4-DSH-001-B mindspeed technologies ? 5 mindspeed proprietary and confidential figure 1-3. m21204/m21214 pin assignments m21214 m21204 wideband adaptive cable equalizer clen av dd av ss sdi av ss agc av dd av ss sdo av ss thresh eq_byp agc sdi sdo sd/mute 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9
212X4-DSH-001-B mindspeed technologies ? 6 mindspeed proprietary and confidential 2.0 product specification 2.1 general specifications table 2-1. absolute maximum ratings symbol parameter minimum maximum units av dd digital i/o power av ss ? 0.5 av ss + 3.6 v ? high-speed signal pins av ss ? 0.5 av ss + 3.6 v ? control/interface pins av ss ? 0.5 av ss + 3.6 v t store storage temperature ? 65 +150 c esd hbml human body model (low-speed) 2000 ? v esd hbmh human body model (high-speed) 2000 ? v esd cdm charge device model 500 ? v note: no damage. table 2-2. recommended operating conditions symbol parameter notes minimum typical maximum units av dd power 1 ?5% 2.5/3.3 +5% v t a ambient temperature ? ?10 ? +85 c ja junction to ambient the rmal resistance ? ? 90 ? c/w notes: 1. mounted on multi layer board ( 4 layers ). 2. airflow = 0.0 m/s.
product specification 212X4-DSH-001-B mindspeed technologies ? 7 mindspeed proprietary and confidential 2.2 input/output level specifications table 2-3. power dc electrical specifications symbol parameter notes minimum typical maximum units total i dd supply current 1 ? 70 90 ma p diss2.5v total power dissipation (@2.5v) 1, 2, 3 ? 175 236 mw p diss3.3v total power dissipation (@3.3v) 1, 2, 3 ? 230 312 mw notes: 1. specified at recommended operating conditions?see table 2-2 . 2. includes on-chip power dissipation as well as off- chip power dissipated by termination resistors. 3. typical calculated at nominal supply voltage, maximum calculated at nominal supply voltage + 5%. table 2-4. cmos input electrical sp ecifications (logic signals only) symbol parameter notes minimum typical maximum units v ih input logic high voltage 1 0.75 x av dd ?av dd + 0.3 v v il input logic low voltage 1 0 ? 0.25 x av dd v i ih input current (logic high) 1 ? 100 ?100 a i il input current (logic low) 1 ? 100 ?100 a note: 1. specified at recommended operating conditions?see table 2-2 . spec is for a max load of 20 pf. table 2-5. high speed input electrical specifications symbol parameter notes minimum typical maximum units dr in input bit rate (m21204) 1 143 ? 540 mbps input bit rate (m21214) 1 143 ? 1485 mbps v id input voltage range with 0m of cable, p-p, a vdd = 2.5 or 3.3v 1, 5 700 800 1200 mv v icm input common-mode voltage (av dd = 3.3v) 1, 4 ? 2.75 ? v input common-mode voltage (av dd = 2.5v) 1, 4 ? 1.95 ? v c in input capacitance 1, 4 ? 0.5 ? pf r in input resistance 1, 4 ? 1.6 ? k s 11 input return loss (5 mhz to 1.5 ghz) 1, 2, 3 20 30 ? db notes: 1. specified at recommended operation conditions?see table 2-2 . 2. using the recommended input termination shown in figure 1-1 . 3. measured single ended. 4. guaranteed by design. 5. this is also the recommended cable launch level (far end).
product specification 212X4-DSH-001-B mindspeed technologies ? 8 mindspeed proprietary and confidential table 2-6. high speed output electrical specifications symbol parameter notes minimum typical maximum units t r /t f rise/fall time (20%?80%), m21204 1, 2, 7 ? 500 675 ps rise/fall time (20%?80%), m21214 1, 2, 7 ? 100 120 ps t r /t fmm rise/fall time mismatch, m21204 1, 2, 7 ? 0 70 ps rise/fall time mismatch, m21214 1, 2, 7 ? 0 30 ps dcd o duty cycle distortion (dcd), m21204 1, 2, 5, 6 ? 0 50 ps duty cycle distortion (dcd), m21214 1, 2, 5, 6 ? 0 15 ps v od differential output voltage p-p hiswen = 0 (750mv) 1, 3 600 750 950 mv v ocm common mode voltage hiswen = 0 (750mv) 1, 3, 4 ? av dd ? 0.205 ? v v od differential output voltage p-p hiswen = 1 (1050mv) 1, 3 850 1050 1270 mv v ocm common mode voltage hiswen = 1 (1050mv) 1, 3, 4 ? av dd ? 0.290 ? v z o internal output termination resistance to av dd 1405060 notes: 1. specified at recommended operation conditions?see table 2-2 . 2. with 100 differential termination. 3. with 50 to av dd termination. 4. outputs dc-coupled. 5. duty cycle distortion (d cd) is defined as the diff erence in the intrinsic jitter at the 50% voltage level and the intrinsic j itter at the rising/falling edge crossing point. if the rising /falling edge crossing poi nt is at the 50% voltage level, then dcd = 0. 6. measured with a 1010 pattern. 7. measured with a prbs23 pattern.
product specification 212X4-DSH-001-B mindspeed technologies ? 9 mindspeed proprietary and confidential figure 2-1. output symbols definition v od t r t f v oh v ol j opp v oh : average voltage high level v ol : average voltage low level v od : (voh) ? (vol) v ocm : common mode voltage j opp : output jitter peak-peak t r : 20-80% rise time t f : 80-20% fall time v ocm note: waveform above is differential.
product specification 212X4-DSH-001-B mindspeed technologies ? 10 mindspeed proprietary and confidential 2.3 eq specifications table 2-7. cable equalizer distance specifications symbol parameter conditions notes minimum typical maximum units len sd max cable length belden 1694a 1, 3 ? 400 ? m max cable length belden 8281 1, 3 ? 300 ? m len hd max cable length belden 1694a 2, 5 ? 200 ? m max cable length belden1694a 2, 4 ? 140 ? m max cable length belden 8281 2, 4 ? 120 ? m notes: entire table specified at recommended operating conditions?see table 2-2 . 1. data rate = 270 mbps. 2. data rate = 1485 mbps. 3. error free with timing jitter typically = 0.2 ui, pathological pattern. 4. error free with alignment jitter typically = 0.25 ui, pathological pattern. 5. error free with alignment jitter typi cally = 0.3 ui, pathological pattern. table 2-8. sd /mute specifications symbol parameter notes minimum typical maximum units v mut_lo output voltage when input signal detected 1 ? 0.16 x av dd ?v v mut_hi output voltage when input signal not detected 1 ? 0.95 x av dd ?v note: 1. specified at recommended operating condition?see table 2-2 .
product specification 212X4-DSH-001-B mindspeed technologies ? 11 mindspeed proprietary and confidential 2.4 package specification the m21204/m21214 are available in a standard pb-type package or in a rohs compliant package. the rohs package is compliant with standard reflow profiles for pb-type package s. the package is illustrated in figure 2-2 below. figure 2-2. m21204/m21214 packaging details
product specification 212X4-DSH-001-B mindspeed technologies ? 12 mindspeed proprietary and confidential 2.5 manufactureability the values shown in this section may change; however, these are standard requirements. 2.5.1 electrostatic discharge tested per jesd22-a114. this device passes 2000v of esd human body model (hbm) testing. tested per jesd22-c101. this device passes 500 v of esd charged device model (cdm) testing. tested per eia/jesd78. this device passes 150ma of trigger current at 85c during latchup testing. 2.5.2 peak reflow temperature m21204g/m21214g (rohs compliant package): peak reflow temperature is 260c per jedec standards. 2.5.3 moisture sensitivity level (msl) all versions of this device (std pb-type and rohs comp liant packages) are moisture sensitivity level (msl) 3 per j-std-020b and j-std-033. 2.6 design considerations for drop-in compatible applications the m21204/m21214 will be constrained to operate within an existing pcb layout. for new designs, the m21204/m21214 may use the existing legacy layout or it may be operated with 2.5v power supply rails. see digital video interfacing application note (212xx-app-001-a) for guidance on the following: ? component placement and layout ? routing considerations 2.6.1 thermal considerations the m21204/m21214 consume less power than the legacy gs9064/gs1524 devices, therefore for existing designs, the m21204/m21214 will contribu te less thermal energy and shou ld result in a lower operating temperature.
212X4-DSH-001-B mindspeed technologies ? 13 mindspeed proprietary and confidential appendix a.1 glossary of terms/acronyms a.2 reference documents a.2.1 external society of motion picture and television engineers smpte 292m bit-serial digi tal interface for high-definition television systems smpte 259m 10-bit 4:2:2 component and 4f sc composite digital signals?serial digital interface smpte 344m 540mb/s serial digital interface dvb digital video broadcast asic application specifi c integrated circuit dtv digital television dvb digital video broadcast eq equalizer or equalization hd high definition sd standard definition sdi serial digital interface smpte society of motion picture and television engineers
www.mindspeed.com general information: telephone: (949) 579-3000 headquarters - newport beach 4000 macarthur blvd., east tower newport beach, ca 92660 ? 2007 mindspeed technologies ? , inc. all rights reserved. information in this document is provided in connection with mindspeed technologies ? ("mindspeed ? ") products. these materials are provided by mindspeed as a service to its customers and may be used for informational purposes only. except as provided in mindspeed?s terms and conditions of sale for such products or in any separate agreement related to this document, mindspeed assumes no liability whatsoever. mindspeed assumes no responsibility for errors or omission s in these materials. mindspeed may make changes to specifications and product descriptions at any time, without notice. mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incom patibilities arising from future changes to its specifications and product descriptions. no license, ex press or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. these materials are provided "as is" withou t warranty of any kind, either express or implied, relating to sale and/or use of mindspeed products including liability or warranties relating to fitness for a particular purpose, consequential or incidental damages, merchantability, or infringement of any patent, copyright or other intellectual property right. mindspeed further does not warrant the accuracy or completeness of the information, text, graph ics or other items contained within these materials. mindspeed shall not be liable fo r any special, indirect, incidental, or consequential damages, including without li mitation, lost revenues or lost profits, which may result from the use of these materials. mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. mindspeed customers using or selling mindspeed pr oducts for use in such applications do so at their own risk and agree to fully indemnify mindspeed for any damages resulting from such improper use or sale. 212X4-DSH-001-B mindspeed technologies ? 14 mindspeed proprietary and confidential


▲Up To Search▲   

 
Price & Availability of 212X4-DSH-001-B

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X