Part Number Hot Search : 
8M150 P1200 ST8050 BSO604 OMH3150B FTD2019A V0DS00 MC10EL
Product Description
Full Text Search
 

To Download AK4482 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  [AK4482] ms1408-j-01 2012/05 - 1 - ?  a AK4482 x????|???|;+;t?????{?h 24 ??? dac pb{ ? ! e+tx?? ??????????qb? y? cw????~?????m?>;`om?b{ o w???? ?tx??????3????? (scf) ?>;`os?z?????t??
^ sw?=?~
3`?b{? ?????x 216khz ?p 0 `os?z bd, ac-3 ?? sw3at7 &pb{ AK4482 x ? 16pin tssop ?-?t?
^?z, x???_n`?b{ ?  ? ? ?????? : 8khz 216khz ? 128 |????? t?? ? 64 |????? 2  t?? ? 32 |????? 4  t?? ? 24 ??? 8  fir ???????? o  - ?;3??????3????|? (6/fs) - ?;3?????????|? (5/fs) - 3????|????? - ???|????? ? ?;??? ? scf o  ? ?????????3 o  (32khz, 44.1khz, 48khz 0 ) ? 1????? o  ? ???? att (255 a? ) ? ???? i/f ???? : 24 ???
2g? , 24/20/16 ????g? , i 2 s ? ???? : 256fs, 384fs, 512fs or 768fs  t?? 128fs, 192fs, 256fs or 384fs  2  t?? 128fs or 192fs  4  t?? ? thd+n: -100db ? dynamic range: 111db ? ?? 1? ? ?o ?y : 4.75 5.25v ? ??-? : 16pin tssop (6.4mm x 5.0mm) 111db 192khz 24-bit 2ch ? dac AK4482
[AK4482] ms1408-j-01 2012/05 - 2 - lrck bick sdti a udio data interface mclk pdn ? modulator aoutl+ 8x interpolator scf aoutr+ scf v dd v ss de-emphasis control p interface clock divider csn cclk cdti dzf r ? modulator 8x interpolator aoutl- aoutr- dzfl
[AK4482] ms1408-j-01 2012/05 - 3 - |???????  AK4482vt -40 +85 c 16pin tssop (0.65mm pitch) akd4482 AK4482 u?` e?  ?  1 mclk lrck bick csn cclk cdti top view 2 3 4 5 6 7 8 dzfl dzfr vss vdd a outl+ a outl- a outr+ a outr- 16 15 14 13 12 11 10 9 pdn sdti e??; no. pin name i/o function 1 mclk i master clock input pin an external ttl clock shou ld be input on this pin. 2 bick i audio serial data clock pin 3 sdti i audio serial data input pin 4 lrck i l/r clock pin 5 pdn i power-down mode pin when at ?l?, the AK4482 is in the power-down mode and is held in reset. the AK4482 should always be reset upon power-up. 6 csn i chip select pin 7 cclk i control data input pin 8 cdti i control data input pin 9 aoutr- o rch negative analog output pin 10 aoutr+ o rch positive analog output pin 11 aoutl- o lch negative analog output pin 12 aoutl+ o lch positive analog output pin 13 vss - ground pin 14 vdd - power supply pin 15 dzfr o rch data zero input detect pin 16 dzfl o lch data zero input detect pin note 1. ?????`?????
[AK4482] ms1408-j-01 2012/05 - 4 - ?;`sme?w rgtmmo ?????Om?I? ? O aoutl+, aoutl- `? analog aoutr+, aoutr- `? csn, cclk, cdti vss ??A digital dzfl, dzfr `?
? 07 g  (vss=0v; note 2 ) parameter symbol min max unit power supply vdd -0.3 6.0 v input current (any pins except for supplies) iin - 10 ma input voltage vind -0.3 vdd+0.3 v ambient operating temperature ta -40 85 c storage temperature tstg -65 150 c note 2. ?R???????? ? : ??????????? ????^?
* ? ?^ e (vss=0v; note 2 ) parameter symbol min typ max unit power supply vdd 4.75 5.0 5.25 v ? : ?``??d???v???????? ?
[AK4482] ms1408-j-01 2012/05 - 5 - ??? ?
q ( ???? ta = 25 c; vdd = 5.0v; fs = 44.1khz; bick = 64fs; signal frequency = 1khz; 24bit input data; measurement frequency = 20hz 20khz; r l 2k ) parameter min typ max unit resolution 24 bits dynamic characteristics ( note 3 ) fs=44.1khz bw=20khz 0dbfs -60dbfs -100 -48 -90 - db db fs=96khz bw=40khz 0dbfs -60dbfs -97 -45 -90 - db db thd+n fs=192khz bw=40khz 0dbfs -60dbfs -97 -45 - - db db dynamic range (-60dbfs with a-weighted) ( note 4 ) 105 111 db s/n (a-weighted) ( note 5 ) 105 111 db interchannel isolation (1khz) 90 110 db interchannel gain mismatch 0.2 0.5 db dc accuracy gain drift 100 - ppm/ c output voltage ( note 6 ) 2.25 2.4 2.55 vpp load resistance ( note 7 ) 2 k power supplies power supply current (vdd) normal operation (pdn = ?h?, fs=44.1khz) double operation (pdn = ?h?, fs=96khz) quad operation (pdn = ?h?, fs=192khz) power-down mode (pdn = ?l?) ( note 8 ) 20 24 30 10 30 36 45 100 ma ma ma a note 3. audio precision (system two) ?yYu?`???? note 4. 100db at 16bit data. note 5. s/n ???L? note 6. ??`?R (0db) ?R vdd ?R?? aout (typ.@0db) = (aout+) - (aout-) = 2.4vppvdd/5 note 7. ac ???? dc ???? k note 8. ? (mclk, bick, lrck) ????? vdd ? vss ??? ?
[AK4482] ms1408-j-01 2012/05 - 6 - 3????|?~???? ?
q (ta = 25 c; vdd = 4.75 5.25v; fs = 44.1khz; sd = ?0?; slow = ?0?) parameter symbol min typ max unit digital filter passband 0.05db ( note 9 ) -6.0db pb 0 - 22.05 20.0 - khz khz stopband ( note 9 ) sb 24.1 khz passband ripple pr -0.005 + 0.0001 db stopband attenuation sa 70 db group delay ( note 10 ) gd - 27 - 1/fs digital filter + scf frequency response 20.0khz 40.0khz 80.0khz fs=44.1khz fs=96khz fs=192khz fr fr fr - - - -0.2/+0.2 -0.3/+0.3 -1/+0.1 - - - db db db note 9. ?^?? fs ( ?????` ) ? pb=0.4535*fs(@ 0.05db) sb=0.546*fs ? note 10. ????W?? 16/24 ????`????? ???? ??rg? ???|?~???? ?
q (ta = 25 c; vdd= 4.75~5.25v; fs = 44.1khz; sd = ?0?; slow = ?1?) parameter symbol min typ max unit digital filter passband 0.04db ( note 11 ) -3.0db pb 0 - 18.2 8.1 - khz khz stopband ( note 11 ) sb 39.2 khz passband ripple pr -0.07 +0.02 db stopband attenuation sa 72 db group delay ( note 10 ) gd - 27 - 1/fs digital filter + scf frequency response 20.0khz 40.0khz 80.0khz fs=44.khz fs=96khz fs=192khz fr fr fr - - - -5/+0.1 -4/+0.1 -5/+0.1 - - - db db db note 11. ?? fs ( ?????` ) ?? pb = 0.185fs (@ 0.04db), sb = 0.888fs ?
[AK4482] ms1408-j-01 2012/05 - 7 - 3?????3????|?~???? ?
q (ta = 25 c; vdd = 4.75 5.25v; fs = 44.1khz; sd = ?1?; slow = ?0?) parameter symbol min typ max unit digital filter passband 0.05db ( note 9 ) -6.0db pb 0 - 22.05 20.0 - khz khz stopband ( note 9 ) sb 24.1 khz passband ripple pr -0.0080 +0.0016 db stopband attenuation sa 56.5 db group delay ( note 10 ) gd - 6 - 1/fs digital filter + scf frequency response 20.0khz 40.0khz 80.0khz fs=44.1khz fs=96khz fs=192khz fr fr fr - - - -0.2/+0.2 -0.3/+0.3 -1/+0.1 - - - db db db note 9. ?^?? fs ( ?????` ) ? pb=0.4535*fs(@ 0.05db) sb=0.546*fs ? note 10. ????W?? 16/24 ????`????? ???? ??rg? 3??? ?????|?~???? ?
q (ta = 25 c; vdd = 4.75~5.25v; fs = 44.1khz; sd = ?1?; slow = ?1?) parameter symbol min typ max unit digital filter passband 0.04db ( note 11 ) -3.0db pb 0 - 18.2 8.1 - khz khz stopband ( note 11 ) sb 39.2 khz passband ripple pr 0.00 0.02 db stopband attenuation sa 62.4 db group delay ( note 10 ) gd - 5 - 1/fs digital filter + scf frequency response 20.0khz 40.0khz 80.0khz fs=44.khz fs=96khz fs=192khz fr fr fr - - - -5/+0.1 -4/+0.1 -5/+0.1 - - - db db db note 11. ?? fs ( ?????` ) ?? pb = 0.185fs (@ 0.04db), sb = 0.888fs ? dc ?
q (ta = 25 c; vdd = 4.75 5.25v) parameter symbol min typ max unit high-level input voltage low-level input voltage vih vil 2.2 - - - - 0.8 v v high-level output voltage (iout = -80a) low-level output voltage (iout = 80a) voh vol vdd-0.4 - - - 0.4 v v input leakage current iin - - 10 a
[AK4482] ms1408-j-01 2012/05 - 8 - ????? ?
q (ta = 25 c; vdd = 4.75 5.25v; c l = 20pf) parameter symbol min typ max unit master clock frequency duty cycle fclk dclk 2.048 40 11.2896 41.472 60 mhz % lrck frequency normal speed mode double speed mode quad speed mode duty cycle fsn fsd fsq duty 8 60 120 45 54 108 216 55 khz khz khz % audio interface timing bick period normal speed mode double/quad speed mode bick pulse width low pulse width high bick ? ? to lrck edge ( note 12 ) lrck edge to bick ? ? ( note 12 ) sdti hold time sdti setup time tbck tbck tbckl tbckh tblr tlrb tsdh tsds 1/128fs 1/64fs 30 30 20 20 20 20 ns ns ns ns ns ns ns ns control interface timing cclk period cclk pulse width low pulse width high cdti setup time cdti hold time csn high time csn ? ? to cclk ? ? cclk ? ? to csn ? ? tcck tcckl tcckh tcds tcdh tcsw tcss tcsh 200 80 80 40 40 150 50 50 ns ns ns ns ns ns ns ns reset timing pdn pulse width ( note 13 ) tpd 150 ns note 12. ??? lrck ? bick ? ? ??????? note 13. ??r pdn ?l? ?h? ????????
[AK4482] ms1408-j-01 2012/05 - 9 - ????? t 1/fclk tclkl vih tclkh mclk vil dclk=tclkh x fclk, tclkl x fclk 1/fs vih lrck vil tbck tbckl vih tbckh bick vil clock timing tlrb lrck vih bick vil tsds vih sdti vil tsdh vih vil tblr serial interface timing
[AK4482] ms1408-j-01 2012/05 - 10 - tcss csn vih cclk vil vih cdti vil vih vil c1 c0 r/w a4 tcckl tcckh tcds tcdh write command input timing csn vih cclk vil vih cdti vil vih vil d3 d2 d1 d0 tcsw tcsh write data input timing tpd vil pdn power-down timing
[AK4482] ms1408-j-01 2012/05 - 11 - ;
? 3a???  ???? mclk, lrck, bick ??? (mclk) ????? (lrck) ??? ?????? mclk ????`?? ? {??? mclk ?O???O? (manual setting mode) ????O ? (auto setting mode) ?? manual setting mode (acks bit= ?0?: register 00h) ?? dfs0/1 bit ?????`?O ( table 1 ) ?`?? mclk ??O? ( table 2 ~4) ?? r (pdn = ? ?) auto setting mode O? auto setting mode (acks bit= ?1?: default) ?? ????`? mclk ???? ( table 5) ??m? ( table 6 ) ?O ? dfs0/1 bit O???  mclk ? lrck ????? AK4482 ???????B????? avdd/2 R (typ) ? mclk lrck ????B_?? on r mclk lrck ???`?B? dfs1 bit dfs0 bit sampling rate (fs) 0 0 normal speed mode 8khz~54khz (default) 0 1 double speed mode 60khz~108khz 1 0 quad speed mode 120khz~216khz table 1. ????` (manual setting mode) lrck mclk bick fs 256fs 384fs 512fs 768fs 64fs 32.0khz 8.1920mhz 12.2880mhz 16.3840mhz 24.5760mhz 2.0480mhz 44.1khz 11.2896mhz 16.9344mhz 22.5792mhz 33.8688mhz 2.8224mhz 48.0khz 12.2880mhz 18.4320mhz 24.5760mhz 36.8640mhz 3.0720mhz table 2. ??? (normal speed mode manual setting mode) lrck mclk bick fs 128fs 192fs 256fs 384fs 64fs 88.2khz 11.2896mhz 16.9344mhz 22.5792mhz 33.8688mhz 5.6448mhz 96.0khz 12.2880mhz 18.4320mhz 24.5760mhz 36.8640mhz 6.1440mhz table 3. ??? (double speed mode manual setting mode) lrck mclk bick fs 128fs 192fs 64fs 176.4khz 22.5792mhz 33.8688mhz 11.2896mhz 192.0khz 24.5760mhz 36.8640mhz 12.2880mhz table 4. ??? (quad speed mode manual setting mode)
[AK4482] ms1408-j-01 2012/05 - 12 - mclk sampling speed 512fs 768fs normal 256fs 384fs double 128fs 192fs quad table 5. ????` (auto setting mode: default) lrck mclk (mhz) fs 128fs 192fs 256fs 384fs 512fs 768fs sampling speed 32.0khz - - - - 16.3840 24.5760 44.1khz - - - - 22.5792 33.8688 48.0khz - - - - 24.5760 36.8640 normal 88.2khz - - 22.5792 33.8688 - - 96.0khz - - 24.5760 36.8640 - - double 176.4khz 22.5792 33.8688 - - - - 192.0khz 24.5760 36.8640 - - - - quad table 6. ??? (auto setting mode) |???|3???????????? `??` bick lrck ?? sdti ? 5 N?`?? ( table 7 ) dif0-2 x k???`?? msb ?`? 2?s ???`?`??? bick ??? mode 2 16/20 ????????`? lsb ? ?0? mode dif2 bit dif1 bit dif0 bit sdti format bick figure 0 0 0 0 16bit ? 32fs figure 1 1 0 0 1 20bit ? 40fs figure 2 2 0 1 0 24bit ?? 48fs figure 3 (default) 3 0 1 1 24bit i 2 s Q 48fs figure 4 4 1 0 0 24bit ? 48fs figure 2 table 7. `??`?`??
[AK4482] ms1408-j-01 2012/05 - 13 - sdti bick lrck sdti 15 14 6 5 4 bick 0 1 10 11 12 13 14 15 0 1 10 11 12 13 14 15 0 1 3 2 1 0 15 14 ( 32fs ) ( 64fs ) 014 1 15 16 17 31 0 1 14 15 16 17 31 0 1 15 14 0 15 14 0 mode 0 don?t care don?t care 15:msb, 0:lsb mode 0 1514 6543210 lch data rch data figure 1. mode 0 timing sdti lrck bick ( 64fs ) 09 1 10 11 12 31 0 1 9 10 11 12 31 0 1 19 0 19 0 mode 1 don?t care don?t care 19:msb, 0:lsb sdti mode 4 23:msb, 0:lsb 20 19 0 20 19 0 don?t care don?t care 22 21 22 21 lch data rch data 8 23 23 8 figure 2. mode 1,4 timing lrck bick ( 64fs ) sdti 022 1 2 24 31 0 1 31 0 1 23:msb, 0:lsb 22 1 0 don?t care 23 lch data rch data 23 30 22 224 23 30 22 1 0 don?t care 23 22 23 figure 3. mode 2 timing
[AK4482] ms1408-j-01 2012/05 - 14 - lrck bick ( 64fs ) sdti 03 1 2 24 31 0 1 31 0 1 23:msb, 0:lsb 22 1 0 don?t care 23 lch data rch data 23 25 3 224 23 25 22 1 0 don?t care 23 23 figure 4. mode 3 timing ?????3???? iir ??? 3 ? (32khz, 44.1khz, 48khz) ???? (50/15 s ) i? double speed mode, quad speed mode ????? off ? dem1 bit dem0 bit mode 0 0 44.1khz 0 1 off (default) 1 0 48khz 1 1 32khz table 8. ???` (normal speed mode) z???? AK4482 mute ?????? 255 ????`? att i? ?` dac ???` 0db -48db ????`?????`??Og w???w????w?????k? 1 ??w?rg 255 ??w?rg table 9 ?? w?rg sampling speed 1 level 255 to 0 normal speed mode 4lrck 1020lrck double speed mode 8lrck 2040lrck quad speed mode 16lrck 4080lrck table 9. att w?rg ?u z; AK4482 ???C?????` 8192 BA ?0? ?? ? dzf pin ?h? ?????` ?0? ????? ? dzf pin ?l? ??? rstn bit ?0? ??I? dzf pin ?h? ??? rstn bit ?1? ?????` ?0? ?????? dzf pin 4~5lrck ?l? ???? dzfm bit ?1? ??I??` 8192 BA ?0? ?? I? dzf pin ?h? ????C? dzfe bit ?o????I? dzf bit ? ?l? ? dzf pin O? dzfb bit ??????
[AK4482] ms1408-j-01 2012/05 - 15 - 1?????; ???`?????g? smute bit ?1? ??r att O att O att w?rg ( table 9 ) ?` - (?0?) ????`??? smute bit ?0? ?? - ?B ? - att O att w?rg att O??????`_?? - ????` ???????`??? att O??????`?C ??????????? smute bit a ttenuation dzf pin att level - a out 8192/fs gd gd (1) (2) (3) (4) (1) ? : (1) att O att w?rg ( table 9 ) normal speed mode r att O ?255? ?? 1020lrck ? (2) ??????W (gd) ?? (3) ???`_?? - ????`???????`??? 0db ??? (4) ?`I?? 8192 BA ?0? ?? dzf pin ?h? ??? ?` ?0? ???? dzf pin ? ?l? ??? figure 5. ???`?C???C 3a??? ? on r?? pdn pin ? ?l? ?????????` mclk ? ? lrck ? ? ????`??????? lrck ???`?B?
[AK4482] ms1408-j-01 2012/05 - 16 - ?? on/off ????? AK4482 pdn pin ?l? ?????????``???? ??`? (hi-z) ? pdn ???????? ?????????`?? rstn bit ?0? dac ??????????????? 2.3v(@vdd=5v) ??? rstn ???????????? ???`?? pdn pin vdd pin reset normal operation clock in mclk,lrck,bick dac in (digital) dac out (analog) external mute mute on (6) dzfl/dzfr don?t care ?0?data gd (2) (4) (5) (7) gd (4) mute on ?0?data don?t care internal state (3) (3) (1) notes: (1) ?? pdn pin ?l? `? 150ns ?g pdn pin ?l? ? (2) ??????W (gd) ?? (3) ?`r?? hi-z ? (4) pdn ??? (? ?) ?????` ?0? ??? ? (5) ?`?B (pdn pin = ?l?) ??? (mclk, bick, lrck) ???? (6) ? (3) }?????????`?? ?? (7) ?`?B (pdn pin = ?l?) ?? dzfl/r pin ?l? ??? figure 6. power-down/up sequence example
[AK4482] ms1408-j-01 2012/05 - 17 - ???; (1) rsrn bit ??? rstn bit ?0? ? dac ????????????r?? vcml/r ?R??? dzfl/dzfr pin ?h? ??? figure 7 rstn bit ????`???? internal state rstn bit d igital block p d normal o peration gd gd ?0 ? d a t a d/a out (analog) d/a in (digital) (1) (3) dzf (3) (1) (2) normal operation 2/ fs(4 ) internal rstn bit 2~3/fs (5) 3~4/fs (5) (6) ? (1) ??????W (gd) ?? (2) rstn bit = ?0? r?? 2.3v(@vdd=5.0 typ. ?R? (3) ? rstn ??? (? ?) ?????` ?0? ?? ? (4) dzf pin rstn bit ?? ?h? ??? lsi ? rstn bit ??? 2/fs ?l? ??? (5) rstn bit z? lsi ? rstn bit ??r 3 ~4/fs ? ?r 2 ~ 3/fs ? (6) ? (3) ? hi-z (2) }?????????`?? figure 7. ????
[AK4482] ms1408-j-01 2012/05 - 18 - (2) mclk ??? lrck ????? pcm mode ? (rstn pin = ?h?) mclk ? lrck ????? AK4482 ???????B ??????`??B (hi-z) ??? mclk lrck ????B _? mclk ? lrck ?????C?? normal operation internal state digital circuit power-down normal operation gd gd d/a out (analog) d/a in (digital) clock in mclk, lrck (2) (3) external mute (6) (5) (2) mclk, lrck stop pdn pin power-down power-down (4) (4) (4) hi-z (6) (5) (1) vdd pin (6) notes: (1) ?? pdn pin ?l? `? 150ns ?g pdn pin ?l? ? (2) ??????W (gd) ?? (3) ??`?????g? 0 ?`??? mclk, lrck ?Xp?? (4) pdn pin ? (? ?) mclk 3~4lrck ???? ??` ?0? ???? (5) ???B (mclk ? lrck ?? ) ??? (mclk, bick, lrck) ????? (6) ? (4) }?????????`??? figure 8 ? ? figure 8. ????
[AK4482] ms1408-j-01 2012/05 - 19 - t??????????? AK4482 C???O???O 3 ?? i/f pin: csn, cclk, cdti z?? i/f ??` chip address (2bit, c1/0, ?01? ? ), read/write (1bit, ?1? ? , write only), register address (msb first, 5bit) control data (msb first, 8bit) ???`?? cclk ? ? ????? ? ? ?z???`z? csn ? ? ???? cclk ??`? 5mhz (max) ??? csn ?h? ?? pdn pin ?l? ??????? rstn bit ?0? z?? ?????????? cdti cclk c1 0 1234567 8 9 10 11 12 13 14 15 d4 d5 d6 d7 a1 a2 a3 a4 r/w c0 a0 d0 d1 d2 d3 csn c1-c0: chip address (fixed to ?01?) r/w: read/write (fixed to ?1?, write only) a4-a0: register address d7-d0: control data figure 9. control i/f timing *AK4482 ??`iz????`????? c1/0, r/w ?? (?011?) ? *pdn = ?l? r???o??r??`??z??? ? register map addr register name d7 d6 d5 d4 d3 d2 d1 d0 00h control 1 acks 0 0 dif2 dif1 dif0 pw rstn 01h control 2 dzfe dzfm slow dfs1 dfs0 dem1 dem0 smute 02h control 3 0 0 0 0 0 dzfb 0 sd 03h lch att att7 att6 att5 att4 att3 att2 att1 att0 04h rch att att7 att6 att5 att4 att3 att2 att1 att0 notes: for addresses from 05h to 1fh, data must not be written. when pdn pin goes ?l?, the registers are initialized to their default values. when rstn bit goes ?0?, the only internal timing is re set and the registers are not initialized to their default values. all data can be written to the register even if pw or rstn bit is ?0?.
[AK4482] ms1408-j-01 2012/05 - 20 - register definitions addr register name d7 d6 d5 d4 d3 d2 d1 d0 00h control 1 acks 0 0 dif2 dif1 dif0 pw rstn default 1 0 0 0 1 0 1 1 rstn: internal timing reset control 0: reset. all registers are not initialized. 1: normal operation when mclk frequency or dfs changes, the ak4382a should be reset by pdn pin or rstn bit. pw: power down control 0: power down. all registers are not initialized. 1: normal operation dif2-0: audio data interface formats ( table 7 ) initial: ?010?, mode 2 acks: master clock frequency auto setting mode enable 0: disable, manual setting mode 1: enable, auto setting mode master clock frequency is detected automatically at acks bit ?1?. in this case, the setting of dfs1-0 are ignored. when this bit is ?0?, dfs1-0 set the sampling speed mode. addr register name d7 d6 d5 d4 d3 d2 d1 d0 01h control 2 dzfe dzfm slow dfs1 dfs0 dem1 dem0 smute default 0 0 0 0 0 0 1 0 smute: soft mute enable 0: normal operation 1: dac outputs soft-muted dem1-0: de-emphasis response ( table 8 ) initial: ?01?, off dfs1-0: sampling speed control 00: normal speed mode 01: double speed mode 10: quad speed mode when changing between normal/double speed mode and quad speed mode, some click noise occurs. slow: slow roll-off filter enable 0: sharp roll-off filter 1: slow roll-off filter dzfe: data zero detect enable 0: disable 1: enable zero detect function can be disabled by dzfe bit ?0?. in this case, the dzf pins of both channels are always ?l?. dzfm: data zero detect mode 0: channel separated mode 1: channel anded mode if the dzfm bit is set to ?1?, the dzf pins of both channels go to ?h? only when the input data at both channels are continuously zeros for 8192 lrck cycles.
[AK4482] ms1408-j-01 2012/05 - 21 - dzfe: data zero detect enable 0: disable 1: enable zero detect function can be disabled by dzfe bit ?0?. in this case, the dzf pins of both channels are always ?l?. addr register name d7 d6 d5 d4 d3 d2 d1 d0 02h control 3 0 0 0 0 0 dzfb 0 sd default 0 0 0 0 0 0 0 0 sd: digital filter setting 0: sharp roll off filter or slow roll off filter 1: short delay sharp roll off filter or short delay slow roll off filter sd bit slow bit mode 0 0 sharp roll-off filter 0 1 slow roll-off filter 1 0 short delay sharp ro ll-off filter (default) 1 1 short delay slow roll-off filter table 10 digital filter setting dzfb: inverting enable of dzf 0: dzf goes ?h? at zero detection 1: dzf goes ?l? at zero detection addr register name d7 d6 d5 d4 d3 d2 d1 d0 03h lch att att7 att6 att5 att4 att3 att2 att1 att0 04h rch att att7 att6 att5 att4 att3 att2 att1 att0 default 1 1 1 1 1 1 1 1 att = 20 log 10 (att_data / 255) [db] 00h: mute
[AK4482] ms1408-j-01 2012/05 - 22 - 3a
?- ??A figure 10 ?????y???u??` (akd4482) ? mc lk 1 bick 2 sdti 3 lrck 4 pdn 5 csn 6 cc lk 7 cd ti 8 dzfl 16 dz fr 15 vdd 14 vss 13 aoutl+ 12 aoutl- 11 aoutr+ 10 aoutr- 9 master clock micro- controller AK4482 fs 24 bi t au di o d ata reset & power down 64 fs 10u 0.1u + lc h lpf rch lpf rch out lch out analog ground digital ground lch mute rch mute a nalog supply 5v figure 10. typical connection diagram notes: - lrck = fs, bick=64fs. - aout ??l????? - ???`???
[AK4482] ms1408-j-01 2012/05 - 23 - 1. ????q ?ow????? vdd vss ????????o?????x? vdd ???????????????????A? vdd pin vss pin ?R?????O? 2. ??? z? ??????????? 2.3v ? 2.4vpp x vdd/5v (typ) ?? ???? aout+ aout- ?R v aout = (aout+)-(aout-) ?????? ?? 4.8vpp (typ@vdd=5v) ???R??o?`??` ??? 2?s ? (2 a ) 7fffffh(@24bit) ????`? 800000h(@24bit) ? ???`? 000000h(@24bit) ? v aout ? 0v ?R? i ? {?`???i????? scf p?? AK4482 ???? dc ???? aout+/- dc ???? ???? figure 11 figure 12 ????????? lpf ? 4.7k 4.7k r1 4.7k r1 4.7k 470p vop 470p vop 1k 1k 47u 0.1u bias aout- aout+ 3300p when r1=200 when r1=180 fc=93.2khz, q=0.712, g=-0.1db at 40khz fc=98.2khz, q=0.681, g=-0.2db at 40khz analog out figure 11. external 2 nd order lpf circuit example (using op-amp with single power supply) 4.7k 4.7k r1 4.7k r1 4.7k 470p +vop 470p -vop aout- aout+ 3300p when r1=200 when r1=180 fc=93.2khz, q=0.712, g=-0.1db at 40khz fc=98.2khz, q=0.681, g=-0.2db at 40khz analog out figure 12. external 2 nd order lpf circuit example (using op-amp with dual power supplies)
[AK4482] ms1408-j-01 2012/05 - 24 - ?-? 0-10 detail a seating plane 0.10 0.17 0.05 0.22 0.1 0.65 *5.0 0.1 1.1 (max) a 1 8 9 16 16pin tssop (unit: mm) *4.4 0.1 6.4 0.2 0.5 0.2 0.1 0.1 note: dimension "*" does not include mold flash. 0.13 m p~y???7 ??`| : ????????c??` `??`| : ~ `??`I : ( oU ) ?
[AK4482] ms1408-j-01 2012/05 - 25 - ???? 4482vt xxxyy 1) pin #1 indication 2) date code : xxxyy (5 digits) xxx: date code yy: lot# 3) marketing code : 4482vt ~ do date (y/m/d) revision reason page contents 12/04/26 00 12/05/08 01 `?? 6 `?`???? measurement conditions: dem=off sd= ?0? ``???? measurement conditions: avdd=dvdd vdd dem=off sd= ?0? 7 `???`?`???? measurement conditions: dem=off sd= ?1? `???``???? measurement conditions: avdd=dvdd vdd dem=off sd= ?1?
[AK4482] ms1408-j-01 2012/05 - 26 - ?? z ?d?u??u???????u???? ??????H???dQ??? ?I???s?I?_J z ?d?x????vB??u?? h??CO????d?x? ???vB????????? ?d?x????vB????? ????p????????????? ???I?????????? z ?du??Q???Y??????? ?H????S??? z ?C??C?C???C? ???g???]?b???p????????O ??m??????u??????????? ??? z ?????u????????p? ???????? z ??????????o???u??????p ?????????a????


▲Up To Search▲   

 
Price & Availability of AK4482

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X