 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DA9122.002 7 September, 2001 MAS9122 3 Outputs LDO Voltage Regulator IC * Three Low Dropout Voltage Regulators * Very Low Noise: 25 Vrms * High Ripple Rejection: 63 dB * Very Low Crosstalk * Low Ground Pin Current * Regulator Enable/Disable Control DESCRIPTION MAS9122 is a three output voltage regulator. It is designed for three different output voltages, which can be modified through a mask option. Regulators operating mode is controlled by two enable/disable pins. The circuit consists of a bandgap voltage reference, an error amplifier, a current limit circuit and a thermal protection circuit. MAS9122 features very low ground pin current: typically less than 1.5 A sleep mode current and typical 125 A for one regulator in active mode. Excellent noise and PSRR performance enables the use of MAS9122 in high precision portable devices. Low crosstalk between regulators provides an area efficient solution compared to single regulators. FEATURES * * * * * * Three Regulators at 135 mA, 70 mA and 50 mA Output Options 2.70, 2.85 and 3.00 V, see Ordering Information p. 12 Low Noise: 20 Vrms Typical and 30 Vrms Maximum for All Regulators over Frequency Range 100 Hz...100 kHz Fast Dynamic Response Output Voltage Accuracy < 2.0 % MSOP-8 Package APPLICATION * * * * * Systems Requiring Stabilized Power in Separate Blocks Cordless Phones Mobile Phones Portable Systems Battery Powered Systems BLOCK DIAGRAM VIN ENA & LDO_A 135 mA OUT A & ENBC & LDO_B 70 mA LDO_C 50 mA OUT B OUT C Temperature Protection ORgate & Bandgap Reference VREF GND 1 (12) DA9122.002 7 September, 2001 PIN CONFIGURATION Top View OUTA 1 8 OUTB 9122 AXWW OUTC 2 ENBC 3 ENA 4 7 VIN 6 GND 5 VRF Top Marking Information: AX = voltage version, see p.12 Ordering information WW = week PIN DESCRIPTION Pin Name OUTA OUTC ENBC ENA VREF GND VIN OUTB Pin 1 2 3 4 5 6 7 8 Type O O I I O P P O Function 135 mA Regulator Output 50 mA Regulator Output Enable for Regulators B and C Enable for Regulator A Reference Voltage: Pin for Bypass Capacitor Ground Positive Supply Voltage 70 mA Regulator Output G = Ground, I = Input, O = Output, P = Power 2 (12) DA9122.002 7 September, 2001 ABSOLUTE MAXIMUM RATINGS All Voltages with Respect to Ground Parameter Supply Voltage Voltage Range for All Pins ESD Rating Junction Temperature Storage Temperature Symbol VIN Conditions Min -0.3 -0.3 Max 6 VIN + 0.3 2 175 (limited) Unit V V kV o C o HBM TJmax TS -55 +150 C Stresses beyond those listed may cause permanent damage to the device. The device may not operate under these conditions, but will not be destroyed. Parameter Supply Voltage Operating Junction Temperature Operating Ambient Temperature Symbol VIN TJ TA Conditions Min VOUT(NOM) + 0.25 -40 -40 Max 5.3 +125 +85 Unit V C C ELECTRICAL CHARACTERISTICS TA = -40C to +85C, typical values at TA = +27C, VIN = 4.5 V, IOUT = 1.0 mA, CIN = 1.0 F, CL = 1.0 F, CBYPASS = 10 nF, VCTRL = 2.0 V, unless otherwise specified. x Thermal Protection Parameter Threshold High Threshold Low Symbol TH TL Conditions Min 130 120 Typ 150 140 Max 170 160 Unit o o C C The hysteresis of 10 oC prevents the device from turning on too soon after thermal shut-down. x Control Pin Parameters Parameter Input Voltage ON-state OFF-state Symbol ENA, ENBC Conditions Min -0.3 2.0 Typ Max VIN + 0.3 0.3 Unit V If CTRL-pin is not connected, the particular regulator(s) is/are in OFF state (900 k pull-down resistor to ground). 3 (12) DA9122.002 7 September, 2001 x Current Parameters Parameter LDO_A Continuous Output Current LDO_B Continuous Output Current LDO_C Continuous Output Current Short Circuit Current for LDO_A Short Circuit Current for LDO_B Short Circuit Current for LDO_C Ground Pin Current Ground Pin Current Ground Pin Current Ground Pin Current Symbol IOUTA IOUTB IOUTC ISHORTA ISHORTB ISHORTC IGND(OFF) IGND(ONA) IGND(ONBC) IGND(ONABC) Conditions Min 0 0 0 Typ Max 135 70 50 Unit mA mA mA mA mA mA 350 265 230 IOUT = 0 A, VENA,ENBC < 0.3 V, VIN= 3.6 IOUT = 0 A, VENA > 2 V, VENBC < 0.3 V, VIN = 3.6 IOUT = 0 A, VENA < 0.3 V, VENBC > 2 V, VIN = 3.6 IOUT = 0 A, VENA, ENBC > 2 V VIN = 3.6 2 125 170 245 4 A A A A x Voltage Parameters Parameter Output Voltage: Mask option for 2.85 V Symbol VOUTA VOUTA,B,C Conditions Max IOUT = 135 mA Max IOUTA = 100 mA, Max IOUTB = 70 mA, Max IOUTC = 50 mA IOUTA = 135 mA IOUTA = 100 mA IOUTB = 70 mA IOUTC = 50 mA Min 2.85 - 3% 2.85 - 2% Typ 2.85 2.85 220 180 165 150 Max 2.85 + 2% 2.85 + 2% Unit V V mV mV mV LDO_A Dropout Voltage LDO_B Dropout Voltage LDO_C Dropout Voltage x External Capacitors VDROPA VDROPB VDROPC Parameter Output Capacitors for all Regulators Effective Series Resistance Bypass Capacitor x Power Dissipation Symbol COUTA,B,C ESR CBYPASS Conditions Min 0.8 0.01 Typ 1 0.1 10 Max Unit F 2 nF Parameter Junction to Case Thermal Resistance Junction to Ambient Thermal Resistance Maximum Power Dissipation Symbol RJC RJA Pd Conditions Min Typ 39 Max Unit C/W C/W mW typical PC board mounting, still air any ambient temperature 206 Pd MAX = Note 1 TJ (MAX) - TA R JA Note 1: TJ(MAX) denotes maximum operating junction temperature (+125C), TA ambient temperature, and RJA junction-to-ambient thermal resistance (+206C/W). 4 (12) DA9122.002 7 September, 2001 x Load Regulation Parameter Load Regulation LDO_A Load Regulation LDO_B Load Regulation LDO_C x Line Regulation Symbol Conditions 0 mA < IOUT < 135 mA 0 mA < IOUT < 100 mA 0 mA < IOUT < 70 mA 0 mA < IOUT < 50 mA Min Typ 22 22 21 13 Max 50 30 25 22 Unit mV mV mV Parameter Line Regulation for all LDOs x PSRR Symbol Conditions IOUT = IMAX ,VIN from 5.3 V to 3.1 V Min Typ 0.40 Max 1.2 Unit mV Parameter PSRR for all LDOs Symbol Conditions IOUT = Max IOUT VIN = 3.6 V f = 1 kHz f = 10 kHz Min Typ Max Unit dB 47 75 63 x Noise and Crosstalk Parameter Noise Voltage for all LDOs x Dynamic Parameters Symbol VNO Conditions 100 Hz < f < 100 kHz Min Typ 25 Max 30 Unit Vrms Parameter Start-up Delay (from enabling LDO_A to 90% * VOUT(NOM) , other LDOs at ON state) (Note 2) Overshoot Symbol Conditions VENA from < 0.3 V to > 2.0 V, VENBC > 2.0 V, IOUT = Max IOUT, COUTA = 1 F VENA from < 0.3 V to > 2.0 V, VENBC > 2.0 V, IOUT = Max IOUT, COUTA = 1 F VENA from < 0.3 V to > 2.0 V, VENBC > 2.0 V, IOUT = Max IOUT, COUTA = 1 F, w/o CBYPASS Min Typ 25 Max Unit s 1 % s Settling Time (from 90% * VOUT(NOM)A to max 0.1% fluctuation) 200 Note 2: When all regulators are disabled the start-up delay is a function of a bypass capacitor. Typically 0.5 ms for 10 nF capacitor. 50% TRL overshoot 90% VOUT start-up delay settling time Figure 1. Definitions of start-up delay, overshoot and settling time. 5 (12) DA9122.002 7 September, 2001 APPLICATION INFORMATION VIN 3.1 V ... 5.3 V VIN 1 uF 1 uF OUTA OUTB MAS9122 ENA ENBC GND OUTC 1 uF 1 uF 10 nF VREF See also table External Capacitors on p. 4. FUNCTIONS x Reference voltage The device is supplied with 3.1 V to 5.3 V battery under normal conditions. An internal bandgap voltage reference is routed via 20 kOhm resistor to an external pin, where a filter capacitor can be connected in order to reduce noise level of all regulators. The startup time of the reference voltage is then determined by the value of the bypass capacitor at pin VREF. x Enable pins Each regulator can be enabled/disabled by two enable pins ENA and ENBC. Pin ENA controls regulator LDO_A and pin ENBC controls both regulator LDO_B and LDO_C. If both enable pins are forced low, the whole circuit goes into power saving sleep-mode. In the table below all functional modes are presented. x Regulators The device contains three low dropout CMOS regulators, with maximum output currents of 135 mA, 70 mA and 50 mA. Three different output voltage options are available by mask option: 2.70 V, 2.85 V and 3.00 V. x Logic Table for Enable Inputs ENA 1 1 0 0 ENBC 1 0 1 0 LDO_A ON ON OFF OFF LDO_B ON OFF ON OFF LDO_C ON OFF ON OFF VREF ON ON ON OFF 6 (12) DA9122.002 7 September, 2001 TYPICAL PERFORMANCE 2.8535 2.853 2.8525 2.852 2.8515 2.851 2.8505 Vout (V) 2.85 2.8495 2.849 2.8485 0 10 20 Tim (us) e 30 4.5 Vin(V) 4 3.5 3 15 10 0 -5 -10 2.5 2 0 50 100 150 200 250 300 -15 -20 -25 350 Tim (us) e Figure 2. LDO_C line transient for 1 V change at supply voltage. Figure 5. LDO_A load transient response to maximum output current with 10 s steps (IOUT max 100 mA). NOTE: With 135 mA current the overshoot values and lengths will grow by 30% compared to 100 mA current. 450 15 400 10 Noise voltage (nV/sqrt(Hz)) 350 300 0 250 -5 200 -10 150 -15 100 -20 50 0 100 0 1000 Frequency (Hz) 50 100 150 200 250 300 -25 350 10000 100000 Time (us) Figure 3. Regulator output noise density. Figure 6. LDO_B load transient response to maximum output current with 10 s steps. 2.86 2.855 2.85 2.845 2.84 -40 Output voltage (V) 15 10 0 -5 -10 -15 -20 -20 0 20 40 60 80 0 50 100 150 200 250 300 -25 350 Temperature Figure 4. Regulator output voltage temperature dependency. Tim (us) e Figure 7. LDO_C load transient response to maximum output current with 10 s steps. 7 (12) Delta Vout (mV) 5 Delta Vout (mV) 5 Delta Vout (mV) 5 DA9122.002 7 September, 2001 TYPICAL PERFORMANCE 2.88 ldo_a and ldo_b outputs (V) 2.86 2.84 2.82 2.80 2.78 2.76 2.74 2.72 2.70 0 500 1000 Tim (100 us/D e iv) 1500 25 Load regulation (mV) 20 15 10 5 0 -40 LD _A O LD _B O LD _C O -20 0 20 Tem erature p 40 60 80 Figure 8. LDO_A start-up, overshoot and cross-coupling to LDO_B. Figure 11. Load regulation vs. temperature. 250 Short circuit current (mA) Dropout voltage (mV) 200 150 100 50 0 -40 LD _A O LDO _B LDO _C 360 340 320 300 280 260 240 220 200 -20 0 20 40 60 80 3 3.5 4 4.5 5 5.5 6 Tem perature Supply voltage (V) Figure 12. Short circuit current variation vs. supply voltage. LD _B O LD _C O LD _A O Figure 9. Dropout voltage temperature dependency with maximum output current. 450 120 Ground Pin Current (uA) m load ax. Ground Pin Current (uA) 110 100 90 80 70 60 50 40 0 20 40 60 80 100 400 350 300 250 200 -40 m load in -20 0 20 40 60 80 Tem perature Figure 10. Total ground pin current vs. temperature. O utput current (m ) A Figure 13. LDO_A ground pin current vs. output current. 8 (12) DA9122.002 7 September, 2001 PACKAGE (MSOP-8) OUTLINE Gage plane E1 E F Land Pattern Recommendation P Q L N e D A2 A1 b Symbol A A1 A2 b b1 c c1 D E E1 e F G L (Terminal length for soldering) M N P Q R R1 Min 0 0.75 0.22 0.22 0.08 0.08 Nom Max 1.10 0.15 0.95 0.38 0.33 0.23 0.18 Unit mm mm mm mm mm mm mm mm mm mm mm mm mm mm R A R1 A c G A M b1 (b) Section A - A c1 0.85 0.30 0.40 3.00 BSC 4.90 BSC 3.00 BSC 0.65 BSC 4.8 0.65 0.60 0.80 0.41 1.02 0 0.25 BSC 0.07 0.07 8 mm mm mm mm mm Dimensions do not include mold or interlead flash, protrusions or gate burrs. All measurement according to JEDEC standard MO-187. 9 (12) DA9122.002 7 September, 2001 SOLDERING INFORMATION Resistance to Soldering Heat Maximum Reflow Temperature Maximum Number of Reflow Cycles Seating Plane Co-planarity Lead Finish According to RSH test IEC 68-2-58/20 2*220C 235C 2 max 0.08 mm Solder plate 7.62 - 25.4 m, material Sn 85% Pb 15% EMBOSSED TAPE SPECIFICATIONS P1 P2 E W F PO DO T BO AO A D1 Section A-A User Direction of Feed KO Pin 1 Designator Dimension Ao Bo Do D1 E F Ko Po P1 P2 T W Min/Max 5.00 0.10 3.20 0.10 1.50 +0.1/-0.0 1.50 min 1.75 5.50 0.05 1.45 0.10 4.0 8.0 0.10 2.0 0.05 0.3 0.05 12.00 +0.30/-0.10 Unit mm mm mm mm mm mm mm mm mm mm mm mm 10 (12) DA9122.002 7 September, 2001 REEL SPECIFICATIONS W2 A D Tape Slot for Tape Start B C N W1 5000 Components on Each Reel Reel Material: Conductive, Plastic Antistatic or Static Dissipative Carrier Tape Material: Conductive Cover Tape Material: Static Dissipative Carrier Tape Cover Tape End Start Trailer Components Leader Dimension A B C D N W 1 (measured at hub) W 2 (measured at hub) Trailer Leader Min 1.5 12.80 20.2 50 12.4 160 390, of which minimum 160 mm of empty carrier tape sealed with cover tape Max 330 13.50 Unit mm mm mm mm mm mm mm mm mm 14.4 18.4 Weight 1500 g 11 (12) DA9122.002 7 September, 2001 ORDERING INFORMATION Product Code MAS9122ASM2-T MAS9122ASM3-T MAS9122ASM4-T Product 3 x 2.70 V LDO Voltage Regulator IC 3 x 2.85 V LDO Voltage Regulator IC 3 x 3.00 V LDO Voltage Regulator IC Top Marking (ax) A2 A3 A4 Package MSOP-8 MSOP-8 MSOP-8 Comments Tape & Reel Tape & Reel Tape & Reel For more voltage options contact Micro Analog Systems Oy. LOCAL DISTRIBUTOR MICRO ANALOG SYSTEMS OY CONTACTS Micro Analog Systems Oy Kamreerintie 2, P.O.Box 51 FIN-02771 Espoo, FINLAND http://www.mas-oy.com Tel. (09) 80 521 Tel. Int. +358 9 80 521 Telefax +358 9 805 3213 E-mail: info@mas-oy.com NOTICE Micro Analog Systems Oy reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Micro Analog Systems Oy assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights unless otherwise specified in this data sheet, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Micro Analog Systems Oy makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. 12 (12) |
Price & Availability of MAS9122ASM2-T
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |