View MAX5711_288282.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

19-2195; Rev 0; 10/01
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
General Description
The MAX5711 is a small footprint, low-power, 10-bit digital-to-analog converter (DAC) that operates from a single +2.7V to +5.5V supply. The MAX5711 on-chip precision output amplifier provides Rail-to-Rail(R) output swing. Drawing an 85A supply current at 3V, the MAX5711 is ideally suited to portable battery-operated equipment. The MAX5711 utilizes a 3-wire serial interface compatible with SPITM/QSPITM/MICROWIRETM and DSP-interface standards. All logic inputs are CMOS-logic compatible and buffered with Schmitt triggers to allow direct interfacing to optocouplers. The MAX5711 incorporates a poweron reset (POR) circuit that ensures that the DAC begins in a zero-volt-state upon power-up. A power-down mode that reduces current consumption to 0.3A may be initiated through a software command. The MAX5711 is available in a small 6-pin SOT23 package. For dual and quad 10-bit versions, see the MAX5721 and MAX5741 data sheets. For single, dual, and quad 12-bit versions, see the MAX5712, MAX5722, and MAX5742 data sheets. The MAX5711 is specified over the automotive temperature range of -40C to +125C.
Features
o Wide -40C to +125C Operating Temperature Range o Low 85A Supply Current o Ultra Low 0.3A Power-Down Supply Current o Single +2.7V to +5.5V Supply Voltage o Fast 20MHz 3-Wire SPI/QSPI/MICROWIRE and DSP-Compatible Serial Interface o Schmitt-Triggered Inputs for Direct Interfacing to Optocouplers o Rail-to-Rail Output Buffer o Power-On Reset to Zero Volts o Three Software-Selectable Power-Down Output Impedances (100k, 1k, Hi-Z) o Tiny 6-Pin SOT23 Package
MAX5711
Applications
Automatic Tuning Gain and Offset Adjustment Power Amplifier Control Process Control I/O Boards Battery-Powered Equipment VCO Control
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd. SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor, Corp.
PART MAX5711EUT MAX5711AUT
Ordering Information
TEMP. RANGE -40C to +85C -40C to +125C PINPACKAGE 6 SOT23 6 SOT23 TOP MARK ABCP AAUC
Functional Diagram
VDD GND REF+ REFDAC REGISTER 10-BIT DAC OUTPUT BUFFER 100k 1k
__________________Pin Configuration
TOP VIEW
MAX5711 OUT
VDD 1
6
OUT
INPUT CONTROL LOGIC
POWER-DOWN CONTROL LOGIC
GND 2
MAX5711
5
CS
DIN 3
POWER-ON RESET
4
SCLK
SOT23
CS SCLK DIN
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23 MAX5711
ABSOLUTE MAXIMUM RATINGS
VDD to GND ..............................................................-0.3V to +6V OUT, SCLK, DIN, CS to GND .....................-0.3V to (VDD + 0.3V) Maximum Current into Any Pin .........................................50mA Continuous Power Dissipation (TA = +70C) 6-Pin SOT23 (derate 9.1mW/C above +70C)...........727mW Operating Temperature Range MAX5711EUT .................................................-40C to +85C MAX5711AUT ...............................................-40C to +125C Maximum Junction Temperature .....................................+150C Storage Temperature Range .............................-65C to +150C Lead Temperature (soldering, 10s) .................................+300C
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(VDD = +2.7V to +5.5V, GND = 0, RL = 5k, CL = 200pF, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDD = +5V, TA = +25C.)
PARAMETER STATIC ACCURACY (NOTE 1) Resolution Integral Nonlinearity Error Differential Nonlinearity Error Zero-Code Error Zero-Code Error Tempco Gain Error Gain Error Tempco DAC OUTPUT Output Voltage Range DC Output Impedance Short-Circuit Current Wake-Up Time Output Leakage Current DIGITAL INPUTS (SCLK, DIN, CS) Input High Voltage Input Low Voltage Input Leakage Current Input Capacitance VIH VIL IIN CIN VDD = +3V, +5V VDD = +3V, +5V Digital inputs = 0 or VDD 0.1 5 0.7 x VDD 0.3 x VDD 1 V V A pF No load (Note 3) Code = 200 hex VDD = +3V VDD = +5V VDD = +3V VDD = +5V Power-down mode = output high impedance 0 0.8 15 48 8 8 18 VDD V mA s nA GE Code = 3FF hex 0.26 N INL DNL OE (Note 2) Guaranteed monotonic (Note 2) Code = 000 0.4 2.3 -3 10 0.5 4 1 1.5 Bits LSB LSB % of FS ppm/C % of FS ppm/C SYMBOL CONDITIONS MIN TYP MAX UNITS
2
_______________________________________________________________________________________
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +2.7V to +5.5V, GND = 0, RL = 5k, CL = 200pF, TA = TMIN to TMAX, TA = +25C, unless otherwise noted. Typical values are at VDD = +5V, TA = +25C.)
PARAMETER DYNAMIC PERFORMANCE Voltage Output Slew Rate Voltage Output Settling Time Digital Feedthrough Digital-Analog Glitch Impulse POWER REQUIREMENTS Supply Voltage Range Supply Current with No Load Power-Down Supply Current SCLK Clock Frequency SCLK Pulse Width High SCLK Pulse Width Low CS Fall to SCLK Rise Setup DIN Setup Time DIN Hold Time SCLK Falling Edge to CS Rising Edge CS Pulse Width High VDD IDD IDDPD fSCLK tCH tCL tCSS tDS tDH tCSH tCSW All digital inputs at 0 or VDD, VDD = 3.6V All digital inputs at 0 or VDD, VDD = 5.5V All digital inputs at 0 or VDD, VDD = 5.5V 0 20 20 15 15 0 10 80 2.7 85 105 0.29 5.5 150 187 1 20 V A A MHz ns ns ns ns ns ns ns SR 100 hex to 300 hex (Note 4) Any digital inputs from 0 or VDD Major carry transition (code 1FF hex to code 200 hex) 0.5 4 0.2 12 10 V/s s nV-s nV-s SYMBOL CONDITIONS MIN TYP MAX UNITS
MAX5711
TIMING CHARACTERISTICS (FIGURE 2) (Timing is tested with no load)
Note 1: Note 2: Note 3: Note 4:
DC specifications are tested without output loads. Linearity guaranteed from code 29 to code 995. Offset and gain error limit the FSR. Guaranteed by design.
Typical Operating Characteristics
(TA = +25C, unless otherwise noted.)
INTEGRAL NONLINEARITY vs. CODE (TA = +25C)
MAX5711 toc01
DIFFERENTIAL NONLINEARITY vs. CODE (TA = +25C)
VDD = +3V OR +5V 0.15 0.10 DNL (LSB) 0.05 0 -0.05
MAX5711 toc02
TOTAL UNADJUSTED ERROR vs. CODE (TA = +25C)
0.8 TOTAL UNADJUSTED ERROR (%) 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1.0 VDD = +3V 0 128 256 384 512 640 768 896 1024 CODE VDD = +5V
MAX5711 toc03
4 3 2 INL (LSB) 1 0 -1 VDD = +3V -2 -3 -4 0 VDD = +5V
0.20
1.0
-0.10 -0.15 -0.20 128 256 384 512 640 768 896 1024 CODE 0 128 256 384 512 640 768 896 1024 CODE
_______________________________________________________________________________________
3
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23 MAX5711
Typical Operating Characteristics (continued)
(TA = +25C, unless otherwise noted.)
INTEGRAL NONLINEARITY vs. CODE (TA = +125C)
MAX5711 toc04
DIFFERENTIAL NONLINEARITY vs. CODE (TA = +125C)
MAX5711 toc05
TOTAL UNADJUSTED ERROR vs. CODE (TA = +125C)
0.8 TOTAL UNADJUSTED ERROR (%) 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1.0 VDD = +3V 0 128 256 384 512 640 768 896 1024 CODE VDD = +5V
MAX5711 toc06
4 3 2 INL (LSB) 1 0 -1 -2 -3 -4 0 VDD = +3V VDD = +5V
0.20 VDD = +3V OR +5V 0.15 0.10 DNL (LSB) 0.05 0 -0.05 -0.10 -0.15 -0.20
1.0
128 256 384 512 640 768 896 1024 CODE
0
128 256 384 512 640 768 896 1024 CODE
INTEGRAL NONLINEARITY vs. CODE (TA = -40C)
MAX5711 toc07
DIFFERENTIAL NONLINEARITY vs. CODE (TA = -40C)
MAX5711 toc08
TOTAL UNADJUSTED ERROR vs. CODE (TA = -40C)
0.8 TOTAL UNADJUSTED ERROR (%) 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 VDD = +3V 0 128 256 384 512 640 768 896 1024 CODE VDD = +5V
MAX5711 toc09
4 3 2 INL (LSB) 1 0 -1 VDD = +3V -2 -3 -4 0 VDD = +5V
0.20 VDD = +3V OR +5V 0.15 0.10 DNL (LSB) 0.05 0 -0.05 -0.10 -0.15 -0.20
1.0
128 256 384 512 640 768 896 1024 CODE
0
128 256 384 512 640 768 896 1024 CODE
WORST-CASE INL AND DNL vs. TEMPERATURE
MAX5711 toc10
SOURCE AND SINK CURRENT CAPABILITY (VDD = +3V)
MAX5711 toc11
SOURCE AND SINK CURRENT CAPABILTIY (VDD = +5V)
4.5 4.0 3.5 VOUT (V) 3.0 2.5 2.0 1.5 1.0 CODE = 3FF HEX, SOURCING CURRENT FROM OUT
MAX5711 toc12
4 3 2 INL AND DNL (LSB) 1 0 -1 -2 -3 -4 -40 -20 0 20 40 60 80 100 120 TEMPERATURE (C) MINIMUM INL MINIMUM DNL MAXIMUM INL MAXIMUM DNL
3.0 2.5 2.0 VOUT (V) 1.5 1.0 0.5 0 0 2 4 6 8 CODE = 300 HEX, SOURCING CURRENT FROM OUT
5.0
CODE = 3FF HEX, SOURCING CURRENT FROM OUT
CODE = 100 HEX, SINKING CURRENT INTO OUT
CODE = 300 HEX, SOURCING CURRENT FROM OUT CODE = 100 HEX, SINKING CURRENT INTO OUT CODE = 000, SINKING CURRENT INTO OUT 0 5 10 15 20 25 30 35 40
CODE = 000, SINKING CURRENT INTO OUT 10 12 14 16
0.5 0
ISOURCE/SINK (mA)
ISOURCE/SINK (mA)
4
_______________________________________________________________________________________
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
Typical Operating Characteristics (continued)
(TA = +25C, unless otherwise noted.)
MAX5711
SUPPLY CURRENT vs. SUPPLY VOLTAGE
MAX5711 toc13
POWER-DOWN SUPPLY CURRENT vs. SUPPLY VOLTAGE
MAX5711 toc14
SUPPLY CURRENT vs. CS INPUT VOLTAGE
800 SUPPLY CURRENT (A) 700 600 500 400 300 200 VDD = +3V VDD = +5V
MAX5711 toc15
120 CODE = 3FF HEX 100 SUPPLY CURRENT (A) 80 CODE = 000 60 40 20 0 2.7 3.2 3.7 4.2 4.7 5.2 SUPPLY VOLTAGE (V)
300 POWER-DOWN SUPPLY CURRENT (nA) 250 200 150 100 50
900
100 0 2.7 3.2 3.7 4.2 4.7 5.2 SUPPLY VOLTAGE (V) 0 0 1 2 3 4 5 CS INPUT VOLTAGE (V)
FULL-SCALE SETTLING TIME (VDD = +5V)
FULL-SCALE SETTLING TIME (VDD = +5V)
MAX5711 toc17
HALF-SCALE SETTLING TIME (VDD = +3V)
VSCLK 5V/div
MAX5711 toc18
MAX5711 toc16
VSCLK 5V/div
VSCLK 5V/div
VOUT 1V/div VOUT 1V/div CODE 000 TO 3FF HEX RL = 5k CL = 200pF 1s/div CODE 3FF HEX TO 000 RL = 5k CL = 200pF 2s/div CODE 100 HEX TO 300 HEX RL = 5k CL = 200pF 1s/div
VOUT 1V/div
HALF-SCALE SETTLING TIME (VDD = +3V)
MAX5711 toc19
EXITING POWER-DOWN (VDD = +5V)
MAX5711 toc20
DIGITAL-TO-ANALOG GLITCH IMPULSE (VDD = +5V)
MAX5711 toc21
VSCLK 5V/div
VSCLK 5V/div
CODE 200 HEX VOUT 1V/div
VOUT 10mV/div VOUT
CODE 300 HEX TO 100 HEX RL = 5k CL = 200pF 1s/div 5s/div
RL = 5k CL = 200pF
1V/div
CODE 200 HEX TO 1FF HEX RL = 5k CL = 200pF 500ns/div
_______________________________________________________________________________________
5
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23 MAX5711
Typical Operating Characteristics (continued)
(TA = +25C, unless otherwise noted.)
DIGITAL-TO-ANALOG GLITCH IMPULSE (VDD = +5V)
MAX5711 toc22
CLOCK FEEDTHROUGH (VDD = +5V)
MAX5711 toc23
VSCLK 2V/div
VOUT 10mV/div VOUT 1mV/div RL = 5k CL = 200pF 500ns/div
CODE 1FF HEX TO 200 HEX RL = 5k CL = 200pF 500ns/div
Pin Description
PIN 1 2 3 4 5 6 NAME VDD GND DIN SCLK CS OUT Power-Supply Input Ground Serial Data Input Serial Clock Input Active-Low Chip-Select Input DAC Output Voltage FUNCTION
6
_______________________________________________________________________________________
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
Detailed Description
The MAX5711 voltage-output, 10-bit DAC, offers a full 10-bit performance in a small 6-pin SOT23 package. The SOT23 footprint is less than 9mm2. The MAX5711 has less than 1LSB differential nonlinearity error, ensuring monotonic performance. The device uses a simple 3-wire, SPI/QSPI/MICROWIRE and DSP-compatible serial interface that operates up to 20MHz. The MAX5711 incorporates three shutdown modes, making it ideal for low-power applications. Program the input register bits to power-down the device. The DAC registers are preserved during powerdown and upon wake-up, the DAC output is restored to its pre-power-down voltage. Power-On Reset The MAX5711 has a POR circuit to set the DACs output to zero when VDD is first applied. This ensures that unwanted DAC output voltages will not occur immediately following a system startup, such as after a loss of power. Upon initial power-up, an internal power-on reset circuit ensures that all DAC registers are cleared, the DAC is powered-down, and its output is terminated to GND by a 100k resistor. An 8s recovery time after issuing a wake-up command is needed before writing to the DAC registers.
MAX5711
Analog Section
The MAX5711 consists of a resistor string, an output buffer, and a POR circuit. Monotonic digital-to-analog conversion is achieved using a resistor string architecture. Since VDD is the reference for the MAX5711, the accuracy of the DAC depends on the accuracy of VDD. The low bias current of the MAX5711 allows its power to be supplied by a voltage reference such as the MAX6030. The 10-bit DAC code is binary-unipolar with 1LSB = VDD/1024. Output Buffer The DAC output buffer has a rail-to-rail output and is capable of driving a 5k resistive load in parallel with a 200pF capacitive load. With a capacitive load of 200pF, the output buffer slews 0.5V/s. With a 1/4FS to 3/4FS output transition, the amplifier output settles to 1/2LSB in less than 10s when loaded with 5k in parallel with 200pF. The buffer amplifier is stable with any combination of resistive loads greater than 5k and capacitive loads less than 200pF.
Digital Section
3-Wire Serial Interface
The MAX5711 digital interface is a standard 3-wire connection compatible with SPI/QSPI/MICROWIRE/DSP interfaces. The chip-select input (CS) frames the serial data loading at DIN. Immediately following CS high-tolow transition, the data is shifted synchronously and latched into the input register on the falling edge of the serial clock input (SCLK). After 16 bits have been loaded into the serial input register, the serial input register transfers its contents to the DAC latch. CS may then either be held low or brought high. CS must be brought high for a minimum of 80ns before the next write sequence, since a write sequence is initiated on a
tCH SCLK tCL
tCSS tCSW CS tDS tDH tCSH
DIN
C3
SO
Figure 1. Timing Diagram _______________________________________________________________________________________ 7
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23 MAX5711
Table 1. Serial Interface Mapping
16-BIT SERIAL WORD MSB C3 0 1 1 1 1 C2 0 1 1 1 1 C1 0 1 1 1 1 C0 0 1 1 1 1 X X X X X X X X X X X X D09 D08 D07 D06 D05 D04 D03 D02 D01 D00 10-Bit DAC Code X X X X X X X X X X X X X X X X X X X X X X X X X X X X S1 0 0 0 1 1 LSB S0 0 0 1 0 1 Set and Update DAC Wake-Up Power-Down Power-Down Power-Down VOUT = VDD x CODE/1024 Current DAC setting (initially 0) Floating 1k to GND 100k to GND MODE OUTPUT
X = Don't Care
falling edge of CS. Not keeping CS low during the first 15 SCLK cycles discards input data. The serial clock (SCLK) can idle either high or low between transitions. Figure 1 shows the complete 3-wire serial interface transmission. Table 1 lists serial-interface mapping. The first command after VDD is applied must be the wakeup command.
IN
OUT VDD MAX6050 MAX6030 MAX5711 GND GND OUT
Power-Down Modes
The MAX5711 includes three software-controlled power-down modes that reduce the supply current to below 1A. In two of the three power-down modes, OUT is connected to GND through a resistor. Table 1 lists the three power-down modes of operation. When in power-down, the MAX5711 does not respond to the "set and update" command.
Figure 2. MAX5711 Powered By Reference
Applications Information
Device Powered by an External Reference
The MAX5711 generates an output voltage proportional to VDD, coupling power-supply noise to the output. The circuit in Figure 2 rejects this power-supply noise by powering the device directly with a precision voltage reference, improving overall system accuracy. The MAX6030 (+3V, 75ppm) or the MAX6050 (+5V, 75ppm) precision voltage references are ideal choices due to the low-power requirements of the MAX5711. This solution is also useful when the required full-scale output voltage is less than the available supply voltages.
Schmitt-trigger buffers to accept slow-transition interfaces. This allows optocouplers to interface directly to the MAX5711 without additional external logic. The digital inputs are compatible with CMOS-logic levels.
Power-Supply Bypassing and Layout
Careful PC board layout is important for optimal system performance. Keep analog and digital signals separate to reduce noise injection and digital feedthrough. Use a ground plane to ensure that the ground return from GND to the supply ground is short and low impedance. Bypass VDD with a 0.1F capacitor to ground as close as possible to the device.
Chip Information
TRANSISTOR COUNT: 3856 PROCESS: BiCMOS
Digital Inputs and Interface Logic
The 3-wire digital interface for the MAX5711 is compatible with SPI, QSPI, MICROWIRE, and DSP. The three digital inputs (CS, DIN, and SCLK) load the digital input serially into the DAC. All of the digital inputs include
8
_______________________________________________________________________________________
10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
Package Information
6LSOT.EPS
MAX5711
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _____________________ 9 (c) 2001 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.

▲Up To Search▲

Price & Availability of MAX5711

	To Download MAX5711 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .