|
|
|
LINEAR TECHNOLOGY CORP
|
Part No. |
LTC4069EDCTR
|
OCR Text |
...qualified charging preset 4.2v float voltage with 0.6% accuracy constant-current/constant-voltage operation with thermal feedback to maximize charge rate without risk of overheating charge current monitor output for gas gauging automati... |
Description |
Standalone 750mA Li-Ion Battery Charger in 2 x 2 DFN with NTC Thermistor Input; Package: DFN; No of Pins: 6; Temperature Range: -40°C to 125°C
|
File Size |
176.46K /
16 Page |
View
it Online |
Download Datasheet |
|
|
|
SHARP ELECTRONICS CORP
|
Part No. |
LH28F002SCHB-L85
|
OCR Text |
...ier code read cycles. data pins float to high-impedance when the chip is deselected or outputs are disabled. data is internally latched during a write cycle. ce# input chip enable : activates the device's control logic, input buffers, deco... |
Description |
256K X 8 FLASH 3V PROM, 150 ns, PBGA48
|
File Size |
292.90K /
44 Page |
View
it Online |
Download Datasheet |
|
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
ICS8741004AGILF
|
OCR Text |
..._sel 0 = pll bandwidth: ~200khz float = pll bandwidth: ~400khz (default) 1 = pll bandwidth: ~800khz pll b andwidth f_sela 0 5 (default) 1 4 f_selb 0 5 (default) 1 4 vco 490 - 640 mhz phase detector m = 5 (fixed) current set pd... |
Description |
8741004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
|
File Size |
185.00K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
8741004BGILF
|
OCR Text |
..._sel 0 = pll bandwidth: ~200khz float = pll bandwidth: ~600khz (default) 1 = pll bandwidth: ~2mhz hiperclocks? ic s 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 nqa1 qa1 v ddo qa0 nqa0 mr bw_sel nc v dda f_sela v dd oea nq... |
Description |
8741004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
|
File Size |
699.23K /
22 Page |
View
it Online |
Download Datasheet |
|
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
8741004AGLF
|
OCR Text |
..._sel 0 = pll bandwidth: ~200khz float = pll bandwidth: ~600khz (default) 1 = pll bandwidth: ~2mhz hiperclocks? ic s 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 nqa1 qa1 v ddo qa0 nqa0 mr bw_sel nc v dda f_sela v dd oea nq... |
Description |
8741004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
|
File Size |
707.88K /
19 Page |
View
it Online |
Download Datasheet |
|
|
|
POSITRONIC INDUSTRIES INC
|
Part No. |
POSITRONICINDUSTRIESINC-DF10F980 DF04F00
|
OCR Text |
...e contacts should be allowed to float after terminated and installed in connector body. this enables superior mating performance. consult factory if alignment insert for male contacts is desired. dragonfly version 04 right angle (90) pcb mo... |
Description |
4 CONTACT(S), FEMALE, POWER CONNECTOR, CRIMP
|
File Size |
2,104.64K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
MACRONIX INTERNATIONAL CO LTD
|
Part No. |
MX10L8050PC
|
OCR Text |
...s that have 1's written to them float, and in that state can be used as high-impedance inputs. port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. in this application it uses s... |
Description |
8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40
|
File Size |
149.51K /
14 Page |
View
it Online |
Download Datasheet |
|
|
|
WINCHESTER ELECTRONICS CORP
|
Part No. |
363-522-1410H
|
OCR Text |
...dimension straight snap-in float mount for cable assembly procedure, see cap 5-24 on page 16. 361-522-0850h rg-405 ?.085 [2.16] .090 [2.3] 361-522-1410h rg-402 ?.141 [3.58] .145 [3.7]
b b l l i i n n d d ... |
Description |
CABLE TERMINATED, FEMALE, BLINDMATE CONNECTOR, SOLDER, RECEPTACLE
|
File Size |
277.70K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|