| |
|
 |
Integrated Device Techn...
|
| Part No. |
89HPES32NT8BG2
|
| OCR Text |
...efined using a suff ix. signals ending with an ?n? are defined as being active, or asse rted, when at a logic zero (low) level. all other signals (including clocks, buses, and select lines ) will be interpreted as bei ng active, or assert... |
| Description |
Low latency cut-through architecture
|
| File Size |
301.75K /
35 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
89HPES48H12
|
| OCR Text |
...defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, w... |
| Description |
48-Lane 12-Port PCI Express System Interconnect Switch
|
| File Size |
476.10K /
48 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
89HPES64H16
|
| OCR Text |
...defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, w... |
| Description |
64-Lane 16-Port PCI Express System Interconnect Switch
|
| File Size |
480.25K /
49 Page |
View
it Online |
Download Datasheet |
| |
|
|
SGS Thomson Microelectronics
|
| Part No. |
AN397
|
| OCR Text |
...ing to a high logic level); and ending at the instant when the data output signals are all below v il or above v ih . the parameter t ehqz specifies a time interval: starting from the instant when the chip enable input goes above v ih ; ... |
| Description |
MEMORY PRODUCT TIMING SPECIFICATIONS
|
| File Size |
35.08K /
5 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
