|
|
|
|
Part No. |
K7A401800M-TC14
|
OCR Text |
...; gw , bw , lbo , zz. write cycles are internally self-timed and synchronous. full bus-width write is done by gw , and each byte write is per- formed by the combination of we x and bw when gw is high. and with cs 1 high, adsp ... |
Description |
256K X 18 CACHE SRAM, 4 ns, PQFP100
|
File Size |
404.62K /
15 Page |
View
it Online |
Download Datasheet |
|
|
|
|
Part No. |
GM71V18160CJ-7 GM71V18160CT-6
|
OCR Text |
...s ttl compatible * 1024 refresh cycles/16ms * 1024 refresh cycles/128ms (l-version) * self refresh operation (l-version) * battery back up operation (l-version) * 2 cas byte control gm71v(s)18160c/cl-5 gm71v(s)18160c/cl-6 gm71v(s)18160c/cl-... |
Description |
x16 Fast Page Mode DRAM
|
File Size |
105.99K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|