|
|
![](images/bg04.gif) |
NANYA TECHNOLOGY CORP
|
Part No. |
NT5DS128M4BT-6K
|
OCR Text |
...riodic refresh interval ? 2.5v (sstl_2 compatible) i/o ?v dd = v ddq = 2.5v 0.2v (6k & 75b) ?v dd = v ddq = 2.6v 0.1v (5t) description nt5ds128m4bf, nt5ds128m4bt, nt5ds128m4bg, nt5ds128m4bs, nt5ds64m8bf, nt5ds64m8bt, nt5ds64m8bg... |
Description |
128M X 4 DDR DRAM, 0.7 ns, PDSO66
|
File Size |
2,500.58K /
80 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
HYNIX SEMICONDUCTOR INC
|
Part No. |
HY5DU561622ELTP-L
|
OCR Text |
...tage levels are compatible with sstl_2. features ?v dd , v ddq = 2.5v +/- 0.2v for ddr200, 266, 333 v dd , v ddq = 2.6v +0.1v / -0.2v for ddr400 ? all inputs and outputs are compatible with sstl_2 interface ? fully differential clock ... |
Description |
16M X 16 DDR DRAM, 0.75 ns, PDSO66
|
File Size |
235.08K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
HYNIX SEMICONDUCTOR INC
|
Part No. |
HY5DU561622ELTP-JI
|
OCR Text |
...tage levels are compatible with sstl_2. features ?v dd , v ddq = 2.5v +/- 0.2v for ddr200, 266, 333 v dd , v ddq = 2.6v +0.1v / -0.2v for ddr400 ? all inputs and outputs are compatible with sstl_2 interface ? fully differential clock ... |
Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
File Size |
235.26K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
NANYA TECHNOLOGY CORP
|
Part No. |
NT5DS16M16BS-6KL
|
OCR Text |
...riodic refresh interval 2.5v (sstl_2 compatible) i/o v ddq = 2.5v 0.2v v dd = 2.5v 0.2v available in 6k, 6kl and 75b speed sorts 6kl sort has idd6<=1.5ma available as lead-free and halogen-free products description the 25... |
Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
File Size |
2,290.92K /
80 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|