|
|
|
Analog Devices, Inc.
|
Part No. |
AD5255 AD5255BRU25-RL7 AD5255BRU250-RL7
|
OCR Text |
... m e m o r y , a nd r e f r esh e d up o n sy ste m p o w e r - u p . a d di tio n al f e a t ur es o f th e ad5 255 in c l ude p r ep r o g r a m m e d l i n e a r a n d l o ga ri th m i c in cr em en t / d e cr em e n t wi ... |
Description |
18 Bit, 1.25MSPS Single Channel Delta-Sigma ADC Single 64-HTQFP -40 to 85 3-Channel Digital Potentiometer with Nonvolatile Memory TRIPLE 25K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 512 POSITIONS, PDSO24 3-Channel Digital Potentiometer with Nonvolatile Memory TRIPLE 250K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 512 POSITIONS, PDSO24
|
File Size |
410.19K /
20 Page |
View
it Online |
Download Datasheet |
|
|
|
http://
|
Part No. |
HYE18L128160BF-7.5
|
OCR Text |
...harge power-down and self refr esh operation (all banks idle), active power- down (row active in any bank) or su spend (access in progre ss). input buffers, excluding clk and cke are disabled during power-down. input buffers, excluding ck... |
Description |
DRAMs for Mobile Applications 128-Mbit Mobile-RAM
|
File Size |
1,441.50K /
55 Page |
View
it Online |
Download Datasheet |
|
|
|
Qimonda AG
|
Part No. |
HYB18H512321BF-10 HYB18H512321BF-08
|
OCR Text |
...ode is entered and no self refr esh is allowed. all input receivers except clk, clk and cke are disabled during power down. in self refresh mode the clock receivers are disabled too. self refresh exit is performed by setting cke asyn ch... |
Description |
16M X 32 SYNCHRONOUS GRAPHICS RAM, 0.21 ns, PBGA136 10 X 14 MM, GREEN, PLASTIC, MO-207IDR-Z, TFBGA-136 16M X 32 SYNCHRONOUS GRAPHICS RAM, 0.2 ns, PBGA136 10 X 14 MM, GREEN, PLASTIC, MO-207IDR-Z, TFBGA-136
|
File Size |
1,338.88K /
40 Page |
View
it Online |
Download Datasheet |
|
|
|
Unisonic Technologies Co., Ltd.
|
Part No. |
MT18LSDT6472DY-13EXX
|
OCR Text |
...vid es power-down and self refr esh operation (all device banks idle) or clock suspend operation (burst access in prog ress). cke is synchronous except after the device enters power-do wn and self refres h modes, where cke becomes async... |
Description |
64M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 LEAD FREE, DIMM-168
|
File Size |
479.91K /
13 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|