|
|
![](images/bg04.gif) |
![AD7708 AD7708BR AD7708BRU EVAL-AD7708EB AD7718BR AD7718BRU AD7718 EVAL-AD7718EB AD7718BR-REEL AD7718BR-REEL7](Maker_logo/analog_devices.GIF)
AD[Analog Devices]
|
Part No. |
AD7708 AD7708BR AD7708BRU EVAL-AD7708EB AD7718BR AD7718BRU AD7718 EVAL-AD7718EB AD7718BR-REEL AD7718BR-REEL7
|
OCR Text |
...timized for Analog Performance (chop = 0) or Channel Throughput (chop = 1) INTERFACE 3-Wire Serial SPITM, QSPI TM, MICROWIRETM, and DSP-Compatible Schmitt Trigger on SCLK POWER Specified for Single 3 V and 5 V Operation Normal: 1.28 mA Typ ... |
Description |
24-Bit, 8/10-Channel, Low Voltage, Low Power, Sigma Delta ADC 16-Bit 8/10-Channel, Low Voltage, Low Power, Sigma Delta ADC 8-/10-Channel, Low Voltage, Low Power, ADCs
|
File Size |
323.92K /
44 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
|
Part No. |
MT41J1G4THD-15 MT41J512M8THD-187E MT41J512M8THD-15
|
OCR Text |
...nds to determine whether burst chop (on-the-fly) will be performed (high = burst length (bl) of 8 or no burst chop, low = burst chop (bc) of 4, burst chop). ba[2:0] input bank address inputs: ba[2:0] define the bank to which an activat... |
Description |
64M X 4 DDR DRAM, 1.5 ns, PBGA78 32M X 8 DDR DRAM, 1.87 ns, PBGA78 32M X 8 DDR DRAM, 1.5 ns, PBGA78
|
File Size |
455.80K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
|
Part No. |
MT41J1G4THD-187ED MT41J1G4THU-187A MT41J1G4THU-15A
|
OCR Text |
...nds to determine whether burst chop (on-the-fly) will be performed (high = burst length (bl) of 8 or no burst chop, low = burst chop (bc) of 4, burst chop). ba[2:0] input bank address inputs: ba[2:0] define the bank to which an activat... |
Description |
1G X 4 DDR DRAM, PBGA78 1G X 4 DDR DRAM, PBGA82
|
File Size |
455.67K /
14 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|