| |
|
 |
IDT
|
| Part No. |
IDT5V925
|
| OCR Text |
...der/mode select pins. float to mid. q [2:0] o output at n*clkin frequency q/n o programmable divide-by-n clock output oe i tri-state output...capacitance of 15pf. output used for allowable clkin range (mhz) (1,2) output frequency relationship... |
| Description |
Programmable Clock Generator
|
| File Size |
50.32K /
7 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT5T995PFI IDT5T995APFI
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. the feedback input allows divide-by-functionality from 1 to 12 through the use of the ds[1:...capacitance applies to all inputs except test, fs, nf [1:0] , and ds [1:0] . capacitance (t a = +25... |
| Description |
2.5V Programmable Skew PLL Clock Driver Turboclock II
|
| File Size |
74.57K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
