| |
|
 |
SAMSUNG[Samsung semiconductor]
|
| Part No. |
M470L6423CK0
|
| OCR Text |
...& DDR266B; DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle Operating current - One bank operation ; One bank open, BL=4, Reads - Refer to the following page for detailed test con... |
| Description |
512MB DDR SDRAM MODULE (64Mx64 based on DDP 64Mx 8 DDR SDRAM) 200pin SODIMM 64bit Non-ECC/Parity
|
| File Size |
107.08K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Elite Semiconductor Mem...
|
| Part No. |
M13S5121632A-2S
|
| OCR Text |
... (min); dq, dm, and dqs inputs changing once per clock cycle; address and control inputs changing once every two clock cycles; cs = high between valid commands. idd0 operating current (one bank active - read - precharge... |
| Description |
Double-data-rate architecture, two data transfers per clock cycle
|
| File Size |
715.21K /
48 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung
|
| Part No. |
UE-32F6200AK
|
| OCR Text |
...wn 48 scrolling left/right 49 changing channels by entering numbers 49 numerical input guide 49 adjusting the touchpad 50 show status and notification banner 50 recommendations 50 history 50 deleting history data 50 searching using... |
| Description |
E-MANUAL
|
| File Size |
4,765.95K /
195 Page |
View
it Online |
Download Datasheet |
| |
|
|
New Japan Radio Co., Ltd.
NJRC[New Japan Radio]
|
| Part No. |
NJU3426
|
| OCR Text |
..."Command register 1". Note that changing the "Duty ratio" or "Shifting display digits" must be executed under the "Display control OFF", otherwise it may cause flickering. The contents of the "Command register 1" is initially set up at powe... |
| Description |
16-SEGMENT X 15-Digit VFD CONTROLLER / DRIVER
16-SEGMENT × 14-Digit VFD CONTROLLER / DRIVER
|
| File Size |
102.08K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
White Electronic Design...
|
| Part No. |
W3EG7264S335AD4
|
| OCR Text |
...; (min); dq,dm and dqs inputs changing once per clock cycle; address and control inputs changing once every two cycles. t rc =t rc (min); t ck =t ck 2205 2025 2025 ma operating current i dd1 one device bank; active- read-precharge; burs... |
| Description |
512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL
|
| File Size |
196.95K /
13 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
