|
|
|
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1568KV18-550BZXC
|
OCR Text |
72-mbit ddr ii+ sram 2-word burst architecture (2.5 cycle read latency) cypress semiconductor corporation ? 198 champion court ? san jose , ...bit words (cy7c1566kv18), 9-bit words (cy7c1577kv18), 18-bit words (cy7c1568kv18), or 36-bit words (... |
Description |
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 DDR SRAM, 0.45 ns, PBGA165
|
File Size |
601.94K /
29 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor, Corp. CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY7C1568KV18-500BZXC CY7C1568KV18-500BZC CY7C1570KV18-500BZXC CY7C1570KV18-450BZXC
|
OCR Text |
72-mbit ddr ii+ sram 2-word burst architecture (2.5 cycle read latency) cypress semiconductor corporation ? 198 champion court ? san jose , ...bit words (cy7c1566kv18), 9-bit words (cy7c1577kv18), 18-bit words (cy7c1568kv18), or 36-bit words (... |
Description |
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 DDR SRAM, 0.45 ns, PBGA165 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 2M X 36 DDR SRAM, 0.45 ns, PBGA165
|
File Size |
611.30K /
30 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1518KV18-300BZXC
|
OCR Text |
72-mbit ddr ii sram 2-word burst architecture cy7c1516kv18, cy7c1527kv18 cy7c1518kv18, cy7c1520kv18 cypress semiconductor corporation ? 19...bit burst counter. addresses for read and write are latched on alternate rising edges of th e input ... |
Description |
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 DDR SRAM, 0.45 ns, PBGA165
|
File Size |
973.05K /
33 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1518JV18-250BZC CY7C1518JV18-300BZXC
|
OCR Text |
72-mbit ddr ii sram 2-word burst architecture cy7c1518jv18 cy7c1520jv18 cypress semiconductor corporation ? 198 champion court ? san jose , ...bit burst counter. addresses for read and write are latched on alternate rising edges of the input (... |
Description |
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 DDR SRAM, 0.45 ns, PBGA165
|
File Size |
895.67K /
23 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1565V18-300BZI
|
OCR Text |
72-mbit qdr?-ii+ sram 4-word burst architecture (2.5 cycle read latency) cy7c1561v18, cy7c1576v18 cy7c1563v18, cy7c1565v18 cypress semicondu...bit words (cy7c1561v18), 9-bit words (cy7c1576v18), 18-bit words (cy7c1563v18), or 36-bit words (cy7... |
Description |
72-Mbit QDRII SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) 2M X 36 QDR SRAM, 0.45 ns, PBGA165
|
File Size |
426.28K /
28 Page |
View
it Online |
Download Datasheet |
|
|
|
NEC, Corp.
|
Part No. |
128MD-40-800
|
OCR Text |
... data path column decode & mask 72 9 9 72 9 dm refr row decode mux act rd, wr power modes dram core mux xop decode prex prec 9 9 9 9 72 9 9 ...bit refr value is used for tracking the last refreshed row. most impor- tantly, the five bit devid ... |
Description |
8M X 16 DIRECT RAMBUS DRAM, 40 ns, PBGA62 CENTER BONDED, BGA-62
|
File Size |
2,646.94K /
66 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|