|
|
![](images/bg04.gif) |
IDT
|
Part No. |
IDT72V51353 IDT72V51343 IDT72V51333
|
OCR Text |
...performed in the same manner as conventional IDT synchronous FIFO, utilizing clocks and enables, there is a single clock and enable per port. When a specific queue is addressed on the write port, data placed on the data inputs is written to... |
Description |
3.3V MULTI-QUEUE FLOW-CONTROL DEVICES
|
File Size |
436.97K /
49 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
NANYA TECHNOLOGY CORP
|
Part No. |
NT5SV8M16FT-6KI
|
OCR Text |
...bus accepts address data in the conventional ras /cas mul- tiplexing style. twelve addresses (a0-a11) and two bank select addresses (ba0, ba1) are strobed with ras . nine col- umn addresses (a0-a8) plus bank select addresses an d a10 ar... |
Description |
8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
|
File Size |
747.36K /
65 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|