|
|
![](images/bg04.gif) |
IDT
|
Part No. |
IDT5V995PFI8
|
OCR Text |
...hard- wired to appropriate high-mid-low levels. the feedback input allows divide-by-functionality from 1 to 12 through the use of the ds[1:...capacitance applies to all inputs except test, fs, nf [1:0] , and ds [1:0] . capacitance (t a = +25... |
Description |
3.3V Programmable Skew PLL Clock Driver Turboclock II
|
File Size |
72.48K /
10 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
IDT
|
Part No. |
IDT5V9950PFI8
|
OCR Text |
... hard-wired to appropriate high-mid-low levels. when the soe pin is held low, all the outputs are synchronously enabled. however, if soe ...capacitance applies to all inputs except test, fs, nf [1:0] , and ds [1:0] . capacitance (t a = +25... |
Description |
3.3V Programmable Skew PLL Clock Driver Turboclock II Jr.
|
File Size |
66.00K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
IDT
|
Part No. |
IDT5V996 5V996_DATASHEET
|
OCR Text |
... hard wired to appropriate HIGH-MID-LOW levels. The IDT5V996 provides up to 18 programmable levels of output skew, prescaling, and other fea...CAPACITANCE(1,2)(TA = +25C, f = 1MHz, VIN = 0V)
Unit V V V mA mA mA C Parameter CIN Description Inp... |
Description |
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCKTM II PLUS From old datasheet system
|
File Size |
64.14K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
IDT
|
Part No. |
IDT5T9950
|
OCR Text |
... hard-wired to appropriate high-mid-low levels. when the soe pin is held low, all the outputs are synchronously enabled. however, if soe ...capacitance applies to all inputs except test, fs, nf [1:0] , and ds [1:0] . capacitance (t a = +25... |
Description |
2.5V Programmable Skew PLL Clock Driver Turboclock II Jr.
|
File Size |
67.86K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
IDT
|
Part No. |
IDT5T9955BFI IDT5T9955BFI8
|
OCR Text |
... hard-wired to appropriate high-mid-low levels. the feedback input allows divide-by-functionality from 1 to 12 through the use of the xds[1...capacitance applies to all inputs except test, xfs, xnf [1:0] , and xds [1:0] . capacitance (t a = ... |
Description |
2.5V Programmable Skew Dual PLL Clock Driver Turboclock II
|
File Size |
125.06K /
11 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|