



PD-97301C

RADIATION HARDENED LOGIC LEVEL POWER MOSFET SURFACE MOUNT (SMD-0.5)

2N7606U3
IRHLNJ77034
60V, N-CHANNEL
TECHNOLOGY

Product Summary

Part Number	Radiation Level	R _{D5(on)}	I _D
IRHLNJ77034	100K Rads (Si)	0.035Ω	22A*
IRHLNJ73034	300K Rads (Si)	0.035Ω	22A*



International Rectifier's R7™ Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.

Features:

- 5V CMOS and TTL Compatible
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Parallelizing
- Hermetically Sealed
- Ceramic Package
- Surface Mount
- Light Weight
- ESD Rating: Class 1B per MIL-STD-750, Method 1020

Absolute Maximum Ratings

Pre-Irradiation

Parameter	Units
I _D @ V _{GS} = 4.5V, T _C = 25°C	Continuous Drain Current
I _D @ V _{GS} = 4.5V, T _C = 100°C	Continuous Drain Current
I _{DM}	Pulsed Drain Current ①
P _D @ T _C = 25°C	Max. Power Dissipation
	Linear Derating Factor
V _{GS}	Gate-to-Source Voltage
E _{AS}	Single Pulse Avalanche Energy ②
I _{AR}	Avalanche Current ①
E _{AR}	Repetitive Avalanche Energy ①
dV/dt	Peak Diode Recovery dV/dt ③
T _J	Operating Junction
T _{TSG}	Storage Temperature Range
	Pckg. Mounting Surface Temp.
	Weight

* Current is limited by package

For footnotes refer to the last page

www.irf.com

1

02/09/15

Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.068	—	$\text{V}/^\circ\text{C}$	Reference to 25°C , $I_D = 1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.035	Ω	$V_{GS} = 4.5\text{V}$, $I_D = 20\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$
$\Delta V_{GS(\text{th})}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-4.9	—	$\text{mV}/^\circ\text{C}$	
g_{fs}	Forward Transconductance	15	—	—	S	$V_{DS} = 10\text{V}$, $I_{DS} = 20\text{A}$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	1.0	μA	$V_{DS} = 48\text{V}$, $V_{GS}=0\text{V}$
		—	—	10		$V_{DS} = 48\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 10\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -10\text{V}$
Q_g	Total Gate Charge	—	—	34	nC	$V_{GS} = 4.5\text{V}$, $I_D = 22\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	8.0		$V_{DS} = 30\text{V}$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	16		
$t_{d(on)}$	Turn-On Delay Time	—	—	26	ns	$V_{DD} = 30\text{V}$, $I_D = 22\text{A}$, $V_{GS} = 5.0\text{V}$, $R_G = 7.5\Omega$
t_r	Rise Time	—	—	110		
$t_{d(off)}$	Turn-Off Delay Time	—	—	54		
t_f	Fall Time	—	—	30		
$L_S + L_D$	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad
Ciss	Input Capacitance	—	2015	—	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$ $f = 1.0\text{MHz}$
Coss	Output Capacitance	—	488	—		
Crss	Reverse Transfer Capacitance	—	4.5	—		
Rg	Gate Resistance	—	1.45	—	Ω	$f = 1.0\text{MHz}$, open drain

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	22*	A	
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	88		
V_{SD}	Diode Forward Voltage	—	—	1.2	V	$T_j = 25^\circ\text{C}$, $I_S = 22\text{A}$, $V_{GS} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	—	160	ns	$T_j = 25^\circ\text{C}$, $I_F = 22\text{A}$, $di/dt \leq 100\text{A}/\mu\text{s}$
QRR	Reverse Recovery Charge	—	—	704	nC	$V_{DD} \leq 25\text{V}$ ④
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

* Current is limited by package

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
RthJC	Junction-to-Case	—	—	2.2	$^\circ\text{C}/\text{W}$	

Note: Corresponding Spice and Saber models are available on International Rectifier Web site.

For footnotes refer to the last page

Radiation Characteristics

IRHLNJ77034, 2N7606U3

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation ^{⑤⑥}

	Parameter	Upto 300K Rads (Si) ¹		Units	Test Conditions
		Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	60	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	2.0		$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 250\mu\text{A}$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	nA	$\text{V}_{\text{GS}} = 10\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100		$\text{V}_{\text{GS}} = -10\text{V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	1.0	μA	$\text{V}_{\text{DS}} = 48\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS}(\text{on})}$	Static Drain-to-Source ^④ On-State Resistance (TO-3)	—	0.045	Ω	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 20\text{A}$
$\text{R}_{\text{DS}(\text{on})}$	Static Drain-to-Source On-state ^④ Resistance (SMD-0.5)	—	0.035	Ω	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 20\text{A}$
V_{SD}	Diode Forward Voltage ^④	—	1.2	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 22\text{A}$

1. Part numbers IRHLNJ77034, IRHLNJ73034

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	VDS (V)					
			@VGS=0V	@VGS=-2V	@VGS=-4V	@VGS=-5V	@VGS=-6V	@VGS=-7V
38 ± 5%	300 ± 7.5%	38 ± 7.5%	60	60	60	60	60	-
62 ± 5%	355 ± 7.5%	33 ± 7.5%	60	60	60	60	-	-
85 ± 5%	380 ± 7.5%	29 ± 7.5%	60	60	60	-	-	-




Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHLNJ77034, 2N7606U3




Fig 1. Typical Output Characteristics

Pre-Irradiation




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

Pre-Irradiation




Fig 5. Typical On-Resistance Vs Gate Voltage




Fig 6. Typical On-Resistance Vs Drain Current




Fig 7. Typical Drain-to-Source Breakdown Voltage Vs Temperature




Fig 8. Typical Threshold Voltage Vs Temperature

IRHLNJ77034, 2N7606U3

Pre-Irradiation




Fig 9. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 10. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 11. Typical Source-to-Drain Diode
Forward Voltage




Fig 12. Maximum Drain Current Vs.
Case Temperature

Pre-Irradiation

IRHLNJ77034, 2N7606U3




Fig 13. Maximum Safe Operating Area




Fig 14. Maximum Avalanche Energy Vs. Drain Current




Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRHLNJ77034, 2N7606U3




Fig 16a. Unclamped Inductive Test Circuit

Pre-Irradiation




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Basic Gate Charge Waveform




Fig 17b. Gate Charge Test Circuit




Fig 18a. Switching Time Test Circuit




Fig 18b. Switching Time Waveforms


Pre-Irradiation

IRHLNJ77034, 2N7606U3

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25V$, starting $T_J = 25^\circ C$, $L = 0.26mH$
Peak $I_L = 22A$, $V_{GS} = 10V$
- ③ $ISD \leq 22A$, $dI/dt \leq 328A/\mu s$,
 $V_{DD} \leq 60V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
10 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
48 volt V_{DS} applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — SMD-0.5



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- (4) DIMENSION INCLUDES METALLIZATION FLASH.
(5) DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1 = DRAIN
2 = GATE
3 = SOURCE

International
IR Rectifier

IR WORLD HEADQUARTERS: 101 N Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105

IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice. 02/2015