6



MC14559B See Page 6-394

MC14560B

CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)

NBCD ADDER



L SUFFIX CERAMIC PACKAGE **CASE 620**

PSHEETY PLASTIC PACKAGE **CASE 648**

ORDERING INFORMATION

A Series: -55°C to +125°C MC14XXXBAL (Ceramic Package Only)

C Series: ~ 40°C to +85°C MC14XXXBCP (Plastic Package) MC14XXXBCL (Ceramic Package)

NBCD ADDER

The MC14560B adds two 4-bit numbers in NBCD (natural binary coded decimal) format, resulting in sum and carry outputs in NBCD

This device can also subtract when one set of inputs is complemented with a 9's Complementer (MC14561B).

All inputs and outputs are active high. The carry input for the least significant digit is connected to VSS for no carry in.

- · Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range

MAXIMIM RATINGS* (Voltages Referenced to Voc.)

Symbol	Parameter	Value	Unit
VDD	DC Supply Voltage	0.5 to +18.0	٧
	Input or Output Voitage (DC or Transient)	-0510 VOD +05	V
In. lout	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{sta}	Storage Temperature	65 to + 150	,c
Fi.	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur †Temperature Derating Plastic 'P Package - 12mW/°C from 65°C to 85°C Ceramic "L" Package - 12mW/°C from 100°C to 125°C

TRUTH TABLE


	INPUT								OUTPUT				
Α4	A3	A2	A1	B4	83	82	В1	Cın	Cout	S4	S3	\$2	S1
0	Q	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	1	0	0	0	0	1	1	0	0	0	1	1	1
0	1	0	0	0	0	1	1	1	0	1	0	0	0
0	1	1	1	0	1	o	0	0	1	0	0	0	1
. 0	1	1	1	0	1	0	0	1	1	0	0	1	0
i	0	0	0	0	1	٥	1	0	1	0	0	1	1
0	1	1	0	1	0	Q	0	0	1	0	1	0	0
1	0	0	1	1	0	0	1	1	1	٠_	o	0	1

*Partial truth table to show logic operation for representative input values

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS ≤ (Vin or Vout) ≤ VDD.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.

BLOCK DIAGRAM



VDD = Pin 16 VSS " Pin 8

MC14560B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to Vss)

			VDD	Tic	w*		25°C		Thi	gh*	
Characteristic		Symbol	Vdc	Min	Max	Min	Тур#	Max	Min	Max	Unit
Output Voltage Vin = VDD or 0	"0" Level	VOL	5.0 10 15	=	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05	_	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	∨он	5.0 10 15	4.95 9.95 14.95	_	4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95	_	Vdc
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	_ 	1.5 3.0 4.0	_	2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	VIH	5.0 10 15	3.5 7.0 11.0	_ 	3.5 7.0 11.0	2.75 5.50 8.25	_ _ _	3.5 7.0 11.0		Vdc
Output Drive Current (AL Device) (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	Source	ЮН	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	1000000 1000000 1000000000000000000000	2.4 0.51 1.3 3.4	4.2 0.88 2.25 8.8		1.7 0.36 0.9 2.4	- - -	mAdc
(VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc)	Sink	IOL	5.0 10 15	0.64 1.6 4.2	_	0.51 1.3 3.4	0.88 2.25 8.8	=	0.36 0.9 2.4		mAdc
Output Drive Current (CL/CP Device (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	e) Source	Юн	5.0 5.0 10 15	-2.5 -0.52 -1.3 -3.6	-	-2.1 -0.44 -1.1 -3.0	-4.2 0.88 2.25 8.8	_ _ _ _	- 1.7 0.36 0.9 - 2.4		mAdc
(VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc)	Sink	lOF	5.0 10 15	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8	_	0.36 0.9 2.4		mAdc
Input Current (AL Device)		lin	15		± 0.1	_	± 0.00001	± 0.1		± 1.0	μAdc
Input Current (CL/CP Device)		lin	15	_	± 0.3	_	± 0.00001	±0.3	_	±1.0	μAdc
Input Capacitance (Vin = 0)		C _{in}	_	_		-	5.0	7.5			pF
Quiescent Current (AL Device) (Per Package)		łop	5.0 10 15		5.0 10 20	_	0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Quiescent Current (CL/CP Device) (Per Package)		ססי	5.0 10 15	_	20 40 80		0.005 0.010 0.015	20 40 80	_	150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)		lτ	5.0 10 15			$i_T = (3.$	68 μΑ/kHz) f 35 μΑ/kHz) f 03 μΑ/kHz) f	+ IDD	·—·		μAdc

 $^{^*}T_{\mbox{low}} = -55^{\circ}\mbox{C}$ for AL Device, $-40^{\circ}\mbox{C}$ for CL/CP Device.


#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_{T}(C_{L}) = I_{T}(50 \text{ pF}) + (C_{L} - 50) \text{ Vfk}$$

where: IT is in μA (per package), C_L in pF, $V=\{V_{DD}\sim V_{SS}\}$ in volts, 1 in kHz is input frequency, and $k\approx 0.005.$




Thigh = +125°C for AL Device, +85°C for CL/CP Device.

SWITCHING CHARACTERISTICS* (CL = 50 pF, $T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise and Fall Time tT_LH, tTHL = (1.5 ns/pF) CL + 25 ns tT_LH, tTHL = (0.75 ns/pF) CL + 12.5 ns tT_LH, tTHL = (0.55 ns/pF) CL + 9.5 ns	TLH, THL	5.0 10 15		100 50 ,40	200 100 80	ns
Propagation Delay Time A or B to S tpl_H, tpHL = (1.7 ns/pF) CL + 665 ns tpl_H, tpHL = (0.66 ns/pF) CL + 297 ns tpl_H, tpHL = (0.5 ns/pF) CL + 195 ns	tPLH, tPHL	5.0 10 15		750 330 220	2100 900 675	ns
A or B to C _{out} tp_H, tpHL = (1.7 ns/pF) C _L + 565 ns tp_H, tpHL = (0.66 ns/pF) C _L + 197 ns tp_H, tpHL = (0.5 ns/pF) C _L + 145 ns		5.0 10 15		650 230 170	1800 600 450	ns
C _{In} to C _{Out} tp _L H, tp _H L = (1.7 ns/pF) C _L + 465 ns tp _L H, tp _H L = (0.66 ns/pF) C _L + 187 ns tp _L H, tp _H L = (0.5 ns/pF) C _L + 135 ns		5.0 10 15		550 220 160	1500 600 450	ns
Turn-Off Delay Time Cin to S tpLH = (1.7 ns.pF) CL + 715 ns tpLH = (0.66 ns/pF) CL + 197 ns tpLH = (0.5 ns.pF) CL + 215 ns	tPLH	5.0 10 15		800 350 240	2250 975 750	ns
Turn-On Delay Time Cin to S tpHL = (1.7 ns:pF) CL + 565 ns tpHL = (0.66 ns/pF) CL + 197 ns tpHL = (0.5 ns:pF) CL + 145 ns	tрнL	5.0 10 15	6 6 	650 230 170	1800 500 450	ns


^{*}The formulas given are for the typical characteristics only at 25°C.

FIGURE 1 - POWER DISSIPATION WAVEFORMS



Duty Cycle = 50% All outputs connected to respective \mathbf{C}_L loads f = System clock frequency

FIGURE 2 - SWITCHING TIME WAVEFORMS



^{*}Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14560B

FUNCTIONAL EQUIVALENT LOGIC DIAGRAM





FIGURE 3 - PARALLEL ADD/SUBTRACT CIRCUIT



X = Don't Care

APPLICATIONS INFORMATION

INTRODUCTION

Frequently in small digital systems, simple decimal arithmetic is performed. Decimal data enters and leaves the system arithmetic unit in a binary coded decimal (BCD) format. The adder/subtracter in the airthmetic unit may be required to accept sign as well as magnitude, and generate sign, magnitude, and overflow. In the past, it has been cumbersome to build sign and magnitude adder/subtracters. Now, using Motorola's MSI CMOS functions, the MC14560 NBCD Adders and MC14561 9's Complementers, NBCD adder/subtracters may be built economically, with surprisingly low package count and moderate speed.

Some background information on BCD arithmetic is presented here, followed by simple circuits for unsigned adder/subtracters. The final circuit discussed is an adder/subtracter for signed numbers with complete overflow and sign correction logic.

DECIMAL NUMBER REPRESENTATION

Because logic elements are binary or two-state devices, decimal digits are generally represented as a group of bits in a weighted format. There are many possible binary codes which can be used to represent a decimal number. One of the most popular codes using 4 binary digits to represent 0 thu 9 is Natural Binary Coded Decimal (NBCD or 8-4-2-1 code).

NBCD is a weighted code. If a value of "0" or "1" is assigned to each of the bit positions, where the rightmost position is 2^0 and the leftmost is 2^3 , and the values are summed for a given code, the result is equal to the decimal digit represented by the code. Thus, 0110 equals $0\cdot2^3+1\cdot2^2+1\cdot2^1+0\cdot2^0=4+2=6$. The 1010, 1011, 1100, 1101, 11110, and 1111 binary codes are not used. Because of these illegal states, the addition and subtraction of NBCD numbers is more complex than similar calculations on straight binary numbers.

ADDITION OF UNSIGNED NBCD NUMBERS

When 2 NBCD digits, A and B, and a possible carry, C, are added, a total of 20 digit sums (A + B + C) are possible as shown in Table 1.

The binary representations for the digit sums 10 thru 19 are offset by 6, the number of unused binary states, and are not correct. An algorithm for obtaining the correct sum is shown in Figure 1. A conventional method of implementing the BCD addition algorithm is shown in Figure 2(a). The NBCD digits, A and B, are summed by a 4 bit binary full adder. The resultant (sum and carry) is input to a binary/BCD code converter which generates the correct BCD code and carry.

An NBCD adder block which performs the above function is available in a single CMOS package (MC14560). Figure 2(b) shows n decades cascaded for addition of n digit unsigned NBCD numbers. Add time is typically $0.1 + 0.2n~\mu s$ for n decades. When the carry out of the most significant decade is a logical "1", an overflow is indicated.

COMPLEMENT ARITHMETIC

Complement arithmetic is used in NBCD subtraction. That is, the "complement" of the subtrahend is added to the minuend. The complementing process amounts to biasing the subtrahend such that all possible sums are positive. Consider the subtraction of the NBCD numbers, A and B:

$$R = A - B$$

where R is the result. Now bias both sides of the equation by 10^N-1 where N is the number of digits in A and B.

$$R + 10^N - 1 = A - B + 10^N - 1$$

Rearranging,

$$R + 10^N - 1 = A + (10^N - 1 - B)$$

The term (10^N-1-B) , -B biased by 10^N-1 , is known as the 9's complement of B. When A>B, R + $10^N-1>10^N-1$; thus R is a positive number. To obtain R, 1 is added to R + 10^N-1 , and the carry term, 10^N , is dropped. The addition of 1 is called End Around Carry (EAC).

When A < B, R + 10^N - 1 < 10^N - 1, no EAC results and R is a negative number biased by 10^N - 1; thus R + 10^N - 1 is the 9's complement of R.

SUBTRACTION OF UNSIGNED NBCD NUMBERS

Nine's complement arithmetic requires an element to perform the complementing function. An NBCD 9's complementer may be implemented using a 4 bit binary adder and 4 inverters, or with combinatorial logic. The Motorola MC14561 9's complementer is available in a single package. It has true and inverted complement disable, which allow straight-through or complement modes of operation. A "zero" line forces the output to "0". Figure 3 shows an NBCD subtracter block using the MC14560 and MC14561. Also shown are n cascaded blocks for subtraction of n digit unsigned numbers. Subtract time is 0.6 + 0.4n µs for n stages. Underflow (borrow) is indicated by a logical "0" on the carry output of the most significant digit. A "0" carry also indicates that the difference is a negative number in 9's complement form. If the result is input to a 9's complementer, as shown, and its mode controlled by the carry out of the most significant digit, the output of the complementer will be the correct negative magnitude. Note that the carry out of the most significant digit (MSD) is the input to carry in of the least significant digit (LSD). This End Around Carry is required because subtraction is done in 9's complement arithmetic.

By controlling the complement and overflow logic with an add/subtract line, both addition and subtraction are performed using the basic subtracter blocks (Figure 4).

TABLE 1 - Sum = A + B + C

Binary Sums	Decimal Number	Corrected Binary Sums
0000	0	0000
0001	1	0001
0010	2	0010
0011	3	0011
0100	4	0100
0101	5	0101
0110	6	0110
0111	7	0111
1000	8	1000
1001	9	1001
1010	10	0000 + Carry
1011	11	0001 + Carry
1100 Non valid	12	0010 + Carry
1101 > BCD	13	0011 + Carry
1110 representation	14	0100 + Carry
1111	15	0101 + Carry
0000 + Carry	16	0110 + Carry
0001 + Carry	17	0111 + Carry
0010 + Carry	18	1000 + Carry
0011 + Carry	19	1001 + Carry

ADDITION AND SUBTRACTION OF SIGNED NBCD NUMBERS

Using MC14560 NBCD Adders and MC14561 9's Complementers, a sign and magnitude adder/subtracter can be configured (Figure 5). Inputs A and B are signed positive (Ag, Bg = "0") or negative (Ag, Bg = "1"). B is added to or subtracted from A under control of an Add/Sub line (subtraction = "1"). The result, R, of the operation is positive signed, positive signed with overflow, negative signed, or negative signed with overflow. Add/subtract time is typically 0.6 \pm 0.4n μs for n decades.

An exclusive-OR of Add/Sub line and BS produces B', which controls the B complementers. If BS, the sign of B, is a logical "1" (B is negative) and the Add/Sub line is a "0" (add B to A), then the output of the exclusive-OR (BS') is a logical "1" and B is complemented. If BS = "1" and Add/Sub = "1", B is not complemented since subtracting a negative number is the same as adding a positive number. When Add/Sub is a "1" and BS = "0", BS' is a "1" and B is complemented. The A complementer is controlled by the A sign bit, AS. When AS = "1", A is complemented.




FIGURE 4 — Unsigned NBCD Addition Algorithm




FIGURE 5 -- Addition of Unsigned NBCD Numbers

The truth table and Karnaugh maps for sign, overflow, and End Around Carry are shown in Figures 6 and 7. Note the use of Bg' from the exclusive-OR of Add/Sub and Bg. Bg' eliminates Add/Sub as a variable in the truth table. As an example of truth table generation, consider an n decade adder/subtracter where Ag = "0", Bg = "1", and Add/Sub = "0". B is in 9's complement form, $10^N - 1 - B$. Thus $A + (10^N - 1 - B) = 10^N - 1 + (A - B)$. There is no carry when $A \le B$, and the sign is negative (sign = "1"). When Ag and Bg are opposite states and Add/Sub is a "0" (add mode), no overflow can occur (overflow = "0"). The other output states are determined in a similar manner (see Figure 6).

From the Karnaugh maps it is apparent that End Around Carry is composed of the two symmetrical functions S2 and S3 of three variables with AS BS' C_{out} as the center of symmetry. This is the definition of the majority logic function $M_3(ABC)$. Similarly the Sign is composed of the symmetrical functions S2(3) and S3(3) but with the center of symmetry translated

to ASBS' Cout. This is equivalent to the majority function M₃(ASBS' Cout). Further evaluation of the maps and truth table reveal that Overflow can be generated by the exclusive-OR function of End Around Carry and Carry Out. This analysis results in a minimum device count consisting of one exclusive-OR package and one dual Majority Logic package to implement BS', EAC, Sign and Overflow. The logic connections of these devices are shown in Figure 5.

The output sign, RS, complements the result of the add/subtract operation when RS = "1". This is required because the adder performs 9's complement arithmetic. Complementing, when RS indicates the result is negative, restores sign and magnitude convention.

Several variations of the adder/subtracter are possible. For example, 9's complement is available at the output of the NBCD adders, and output complementers are eliminated if sign and magnitude output is not required.

R




FIGURE 6 - Subtraction of Unsigned NBCD Numbers

MC14560B

Б

SUMMARY

The concepts of binary code representations for decimal numbers, addition, and complement subtraction were discussed in detail. Using the basic Adder and Complementer MSI blocks, adder/subtracters for both signed and unsigned numbers were illustrated with examples.

REFERENCES

- Chu, Y.: Digital Computer Design Fundamentals, New York, McGraw-Hill, 1962.
- 2. McMOS Handbook, Motorola Inc., 1st Edition.
- Beuscher, H.: Electronic Switching Theory and Circuits, New York, Van Nostrand Reinhold, 1971.
- Garrett, L.: CMOS May Help Majority Logic Win Designer's Vote, Electronics, July 19, 1973.
- Richards, R.: Digital Design, New York, Wiley-Interscience, 1971.




FIGURE 7 — Adder/Subtracter for Unsigned NBCD Numbers

6

			Arithmetic Expression for R' (Result)			
	INPUTS		(N = Number of Digits,		OUTPUTS	
AS1	BS' "1" = Neg	Cout		End Around Carry (EAC)	Sign of R	Ovarflow "1" = Overflow
0	0	0	с 83 83	No EAC ("0") because R is correct result.	Since A and B are positive signed (''0'').	When $C_{QUL} \approx .0^\circ$, there is no carry (R < 10^N) and thus no overflow ("0°.").
0	0	-				When $C_{out} = "1"$, there is a carry (R \geqslant 10 N) and thus overflow $("1")$
0	-	٥	R = A - B = A + (10N - 1 - B)	No EAC ("0") because 9's complement expression for B is correct result.	A ≤ B when Cout = "0"; thus sign of R must be negative ("1").	
0	-	-	# A + B + 10 N = #	EAC = "1" because ex- pression for R is in error by 1.	A > B when Cout = "1", thus sign of R must be positive ("0").	There is never an overflow when
-	0	0	R = B - A - B + (10 ^N - 1 - A)	No EAC ("0") because 9's complement expression for R is correct result.	B ≤ A when C _{out} ≈ ''0''; thus sign of R must be negative (''1'').	numbers of opposite sign are added
-	0	-	* 8 + A + 10 N - 1	EAC = ''1' because ex- pression for R is in error by 1.	B > A when Cout = ''1'', thus sign of R must be positive (''0'').	
·	ı	0	R = - A - B = (10N - 1 - A) +	EAC = "1" because 9's complement expression for R is in error by 1	Since A and B are negative signed (**11").	When $C_{QUL}="0"$, there is no carry (R $<$ 10^N) and (A + B) $>$ 10^N-1 indicating overflow ("1").
-	-	Į.	$(10^{N} - 1 - B)$ = \(\tau \text{(A + B)} + 2 \times 10^{N} - 2\)			When $C_{DLI} = -1$, there is a carry $(R \ge 10^N)$ and $(A + B) \le 10^N - 1$ indicating no overflow ("0").
*Output of Adders	ي					

FIGURE 9 -- Truth Table Generation for EAC, Sign, and Overflow Logic

	INPUT	S	OUTPUTS				
AS	B _S '	Cout	EAC	SGN	OVF		
0	0	0	0	0	0		
0	-	0	0	1	0		
1	0	0	0	1	0		
1	1	0	1	1	1		
0	0	1	0	0	1		
0	1	1	1	0	0		
1	0	1	1	0	0		
1	1	1	1	1	0		

Bs' = (Add/Sub) +Bs

As = Sign of A ("1" = Negative)

Bs = Sign of B ("1" = Negative)

Cout = Adder Carry Out

KARNAUGH MAPS

* = Center of Symmetry

$$SGN = S2 \{A_SB_S' \overline{C}_{out}\} + S3 (A_SB_S' \overline{C}_{out})$$

= M₃ (A_SB_S' \overline{C}_{out})

EA	AC.	\odot	Cout		-	OVF	
0	1		0	0		0	1
1	1	•	1	1	#	0	0
0	1	•	1	1		1	0
0	٥		0	0		0	0

FIGURE 10 - Mapping of EAC, Sign and Overflow Logic