
MOTOROLA SEMICONDUCTOR TECHNICAL DATA

HIGH SLEW RATE, INTERNALLY COMPENSATED OPERATIONAL AMPLIFIER

The MC1741S/MC1741SC is functionally equivalent, pin compatible, and possesses the same ease of use as the popular MC1741 circuit, yet offers 20 times higher slew rate and power bandwidth. This device is ideally suited for D-to-A converters due to its fast settling time and high slew rate.

- High Slew Rate 10 V/µs Guaranteed Minimum (for unity gain only)
- No Frequency Compensation Required
- Short-Circuit Protection
- Offset Voltage Null Capability
- Wide Common-Mode and Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up

TYPICAL APPLICATION OF OUTPUT CURRENT TO VOLTAGE TRANSFORMATION FOR A D-TO-A CONVERTER




Pins not shown are not connected.

Settling time to within 1/2 LSB (±19.5 mV) is approximately 4.0 μs from the time that all bits are switched. *The value of C may be selected to minimize overshoot and ringing (C \approx 150 pF).

MC1741S MC1741SC

OPERATIONAL AMPLIFIER

SILICON MONOLITHIC INTEGRATED CIRCUIT



ORDERING INFORMATION


Device	Temperature Range	Package Metal Can		
MC1741SG	-55°C to +125°C			
MC1741SCD MC1741SCG MC1741SCP1	0°C to +70°C	SO-8 Metal Can Plastic DIP		


Theoretical Vo


$$V_0 = \frac{V_{ref}}{R1} (R_0) \left[\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A4}{16} + \frac{A5}{32} + \frac{A6}{64} + \frac{A7}{128} + \frac{A8}{256} \right]$$

Adjust $V_{ref},\,R\,1$ or R_0 so that V_0 with all digital inputs at high level is equal to 9.961 volts.

$$V_0 = \frac{2 \text{ V}}{1 \text{ k}} (5 \text{ k}) \left[\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right] = 10 \text{ V} \left[\frac{255}{256} \right] = 9.961 \text{ V}$$









MAXIMUM RATINGS (T_A = +25°C unless otherwise noted.)

		Val			
Rating	Symbol	MC1741SC	MC1741S	Unit	
Power Supply Voltage	V _{CC}	+18 -18	+22 -22	Vđc	
Differential Input Signal Voltage	۷ID	±30		Volts	
Common-Mode Input Voltage Swing (See Note 1)	VICR	±15		Volts	
Output Short-Circuit Duration (See Note 2)	ts	Conti			
Power Dissipation (Package Limitation) Metal Package Derate above T _A = +25 ^o C Plastic Dual In-Line Package Derate above T _A = +25 ^o C	PD	64 4 6. 5	mW mW/ ^O C mW mW/ ^O C		
Operating Ambient Temperature Range	TA	0 to +75	-55 to +125	o _C	
Storage Temperature Range Metal Package Plastic Package	⊤ _{stg}	-65 to +150 -55 to +125		°C	

Note 1. For supply voltages less than ± 15 Vdc, the absolute maximum input voltage is equal to the supply voltage.

Note 2. Supply voltage equal to or less than 15 Vdc.





ELECTRICAL CHARACTERISTICS (V_{CC} = +15 Vdc, V_{EE} = -15 Vdc, T_A = +25°C unless otherwise noted.)

	1		MC1741S			C1741SC		Unit
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	
Power Bandwidth (See Figure 3)	BWp				Î	-		kHz
$A_V = 1$, $B_L = 2.0 \text{ k}\Omega$, THD = 5%, $V_O = 20 \text{ V}(p-p)$	· '	150	200	-	150	200		1
Large-Signal Transient Response	† 		<u> </u>	·				† · · · ·
Slew Rate (Figures 10 and 11)	SR	i		ĺ				
V(-) to $V(+)$		10	20	-	10	20	_	V/μs
V(+) to V(-)		10	12	-	10	12	-	
Settling Time (Figures 10 and 11)	1 _{setlq}	-	3.0	-	_	3.0	_	μs
(to within 0.1%)	ľ							
Small-Signal Transient Response								
(Gain = 1, E _{in} = 20 mV, see Figures 7 and 8)				}	i			
Rise Time	tTLH	-	0.25	-	_	0.25	-	μѕ
Fall Time	tTHL.	_	0.25	-	-	0.25		μs
Propagation Delay Time	tPLH,tPHL	-	0.25	-	-	0.25	-	μs
Overshaot	os	-	20	_		20	_	%
Short-Circuit Output Currents	los	±10	_	±35	±10	-	±35	mA
Open-Loop Voltage Gain (R _L = $2.0 \text{ k}\Omega$) (See Figure 4)	A _{vol}							_
$V_0 = \pm 10 \text{ V, } T_A = +25^{\circ}\text{C}$	1.5	50,000	200,000	-	20,000	100,000	_	
$V_O = \pm 10 \text{ V}, T_A = T_{low}^* \text{ to } T_{high}^*$		25,000	_	-	15,000	-	_	
Output Impedance (f = 20 Hz)	2 _O	-	75	-	_	75	-	Ω
nput Impedance (f = 20 Hz)	z _i	0.3	1.0	_	0.3	1.0	_	Ms
Output Voltage Swing	V _O							Vpl
RL = 10 kΩ, TA = Tlaw to Thigh (MC1741S only)	.0	±12	±14		±12	±14	_	, be
$R_L = 2.0 \text{ k}\Omega$, $T_A = +25^{\circ}\text{C}$		±10	±13	_	±10	±13	_	
$R_L = 2.0 \text{ k}\Omega$, $T_A = T_{low}$ to T_{high}		±10.	_	_	±10	-		
Input Common-Mode Voltage Range	Vice	±12	±13	-	±12	±13		Vpk
TA = Tlow to Thigh (MC1741S)	, cit							· p-
		70						٠
Common-Mode Rejection Ratio (f = 20 Hz)	CMRR	70	90	_	70	90	-	dB
TA = Tlow to Thigh (MC1741S)								}
Input Bias Current (See Figure 2)	IIB							nΑ
TA = +25°C and Thigh		-	200	500	-	200	500	
TA = Tlow		_	500	1500	-	_	_800	
Input Offset Current	liol							пA
$T_A = +25^{\circ}C$ and T_{high}		-	30	200	-	30	200	
TA = Tlow		-	-	500	-	-	300	
Input Offset Voltage (H _S = ≤ 10 kΩ)	VIO							m∨
T _A = +25 ^o C		-	1.0	5.0	-	2.0	6.0	
TA = Tlow to Thigh	1	-	-	6.0	-	_ [7.5	1
DC Power Consumption (See Figure 9)	PC					-		mW
(Power Supply = $\pm 15 \text{ V}$, $\text{V}_0 = 0$)		_	50	85	-	50	85	
TA = Tlow to Thigh								
Positive Voltage Supply Sensitivity	PSS+		-		-			μν/\
(VEE constant)	'33'	_	2.0	100	_	2.0	150	" v /
TA = Tlow to Thigh on MC1741S		_	2.0	,50	_	2.0	150	
	 							1
Negative Voltage Supply Sensitivity	PSS-							μV/\
(V _{CC} constant)		_	10	150	_	10	150	1

^{*}T_{low} = 0 for MC1741SC = -55 ^OC for MC1741S

T_{high} = +70°C for MC1741SC = +125 °C for MC1741S

TYPICAL CHARACTERISTICS

(V_{CC} = +15 Vdc, V_{EE} = -15 Vdc, T_A = +25 $^{\circ}$ C unless otherwise noted.)

FIGURE 3 – POWER BANDWIDTH – NONDISTORTED OUTPUT VOLTAGE versus FREQUENCY




FIGURE 4 - OPEN-LOOP FREQUENCY RESPONSE




FIGURE 5 - NOISE versus FREQUENCY




FIGURE 6 - OUTPUT NOISE versus SOURCE RESISTANCE




FIGURE 7 – SMALL-SIGNAL TRANSIENT RESPONSE DEFINITIONS





FIGURE 8 – SMALL-SIGNAL TRANSIENT RESPONSE TEST CIRCUIT



TYPICAL CHARACTERISTICS

 $(V_{CC} = +15 \text{ Vdc}, V_{EE} = -15 \text{ Vdc}, T_A = +25^{\circ}\text{C unless otherwise noted.})$

FIGURE 9 – POWER CONSUMPTION Versus POWER SUPPLY VOLTAGES




FIGURE 10 - LARGE-SIGNAL TRANSIENT WAVEFORMS





FIGURE 11 - SETTLING TIME AND SLEW RATE TEST CIRCUIT



SETTLING TIME

In order to properly utilize the high slew rate and fast settling time of an operational amplifier, a number of system considerations must be observed. Capacitance at the summing node and at the amplifier output must be minimal and circuit board layout should be consistent with common high-frequency considerations. Both power supply connections should be adequately bypassed as close as possible to the device pins. In bypassing, both low and high-frequency components should be considered to avoid the possibility of excessive ringing. In order to achieve optimum damping, the selection of a capacitor in parallel with the feedback resistor may be necessary. A value too small could result in excessive ringing while a value too large will degrade slew rate and settling time.

SETTLING TIME MEASUREMENT

In order to accurately measure the settling time of an operational amplifier, it is suggested that the "false" summing junction approach be taken as shown in Figure 11. This is necessary since it is difficult to determine when the waveform at the output of the operational amplifier settles to within 0.1% of it's final value. Because the output and input voltages are effectively subtracted from each other at the amplifier inverting input, this seems like an ideal node for the measurement. However, the probe capacitance at this critical node can greatly affect the accuracy of the actual measurement.

The solution to these problems is the creation of a second or "false" summing node. The addition of two diodes at this node clamps the error voltage to limit the voltage excursion to the oscilloscope. Because of the voltage divider effect, only one-half of the actual error appears at this node. For extremely critical measurements, the capacitance of the diodes and the oscilloscope, and the settling time of the oscilloscope must be considered. The expression

$$t_{set|g} = \sqrt{x^2 + y^2 + z^2}$$

can be used to determine the actual amplifier settling time, where

 t_{setlg} = observed settling time

x = amplifier settling time (to be determined)

y = false summing junction settling time

z = oscilloscope settling time

It should be remembered that to settle within $\pm 0.1\%$ requires 7RC time constants.

The $\pm 0.1\%$ factor was chosen for the MC1741S settling time as it is compatible with the $\pm 1/2$ LSB accuracy of the MC1508L8 digital-to-analog converter. This D-to-A converter features $\pm 0.19\%$ maximum error.

FIGURE 12 - WAVEFORM AT FALSE SUMMING NODE





FIGURE 13 – EXPANDED WAVEFORM AT FALSE SUMMING NODE



TYPICAL APPLICATION

FIGURE 14 - 12.5-WATT WIDEBAND POWER AMPLIFIER

