




MILITARY
VERSION
AVAILABLE



OPA675
OPA676

ABRIDGED DATA SHEET
REQUEST COMPLETE DATA SHEET
FROM BURR-BROWN SALES OFFICE

Wideband Switched-Input OPERATIONAL AMPLIFIER

FEATURES

- FAST SETTLING: 9ns (1%)
- WIDE BANDWIDTH: 185MHz ($A_v = 10$)
- LOW OFFSET VOLTAGE: $\pm 250\mu\text{V}$
- TWO LOGIC SELECTABLE INPUTS
- FAST INPUT SWITCHING: 6ns (TTL)
- 16-PIN DIP PACKAGE

APPLICATIONS

- PROGRAMMABLE-GAIN AMPLIFIER
- FAST 2-INPUT MULTIPLEXER
- SYNCHRONOUS DEMODULATOR
- PULSE/RF AMPLIFIERS
- VIDEO AMPLIFIERS
- ACTIVE FILTERS


DESCRIPTION

The OPA675 and OPA676 are wideband monolithic operational amplifiers with two independent differential inputs. Either input can be selected by an external logic signal. The OPA675 is compatible with differential ECL logic while the OPA676 is TTL compatible. Both amplifiers are externally compensated and feature very fast input selection speed: ECL = 4ns, TTL = 6ns. This amplifier features fully symmetrical differential inputs due to its "classical" operational amplifier circuit architecture. Unlike "current-feed-

back" amplifier designs, the OPA675/676 may be used in all op-amp applications requiring high speed and precision.

Low distortion and crosstalk make these amplifiers suitable for RF and video applications.

The OPA675 and OPA676 are available in KG (0°C to $+70^\circ\text{C}$) and SG (-55°C to $+125^\circ\text{C}$) grades. All grades are packaged in a 16-pin DIP.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-852-1111 • Cable: BBRCORP • Telex: 66-6481 • FAX: (602) 889-1510

PDS-864

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 5VDC$, $R_L = 150\Omega$, and $T_A = +25^\circ C$ unless otherwise noted.

PARAMETER	CONDITIONS	JG			SG			KG			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
INPUT NOISE⁽¹⁾ Voltage: $f_o = 10Hz$ $f_o = 100 Hz$ $f_o = 1kHz$ $f_o = 10kHz$ $f_o = 100kHz$ $f_o = 10Hz$ to $10MHz$ Current: $f_o = 10Hz$ to $1MHz$	$R_s = 0\Omega$		27		*	*		*	*		nV/\sqrt{Hz}	
			10		*	*		*	*		nV/\sqrt{Hz}	
			3.8		*	*		*	*		nV/\sqrt{Hz}	
			2.8		*	*		*	*		nV/\sqrt{Hz}	
			2.4		*	*		*	*		nV/\sqrt{Hz}	
			7.9		*	*		*	*		μV_{rms}	
			2.7		*	*		*	*		$\mu V/\sqrt{Hz}$	
OFFSET VOLTAGE⁽¹⁾ Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0VDC$ $T_A = T_{MIN}$ to T_{MAX} $\pm V_{CC} = 4.5V$ to $5.5V$		± 500	$\pm 2mV$	*	*		± 250	$\pm 1mV$		μV	
			± 3	± 10	*	*		± 1	± 5		$\mu V/^\circ C$	
		65	86		*	*	70	*			dB	
BIAS CURRENT⁽¹⁾ Input Bias Current	$V_{CM} = 0VDC$		23	35	*	*		*	30		μA	
OFFSET CURRENT⁽¹⁾ Input Offset Current	$V_{CM} = 0VDC$		0.8	5	*	*		*	*		μA	
INPUT IMPEDANCE⁽¹⁾ Differential Common-Mode			$10^4 2$		*	*		*	*		ΩpF	
			$10^4 5$		*	*		*	*		ΩpF	
INPUT VOLTAGE RANGE⁽¹⁾ Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 0.5VDC$	± 2.1	± 2.5		*	*		*	*		V	
		75	100		*	*	85	*	*		dB	
OPEN LOOP GAIN, DC⁽¹⁾ Open-Loop Voltage Gain		65	70		*	*		*	*		dB	
FREQUENCY RESPONSE Closed-Loop Bandwidth Crosstalk Harmonic Distortion: 10MHz Full Power Response Slew Rate Settling Time: 1% 0.1% 0.01%	Gain = +2V/V Gain = +5V/V Gain = +10V/V Gain = +50V/V Gain = +10V/V, $f = 100kHz$ $f = 1MHz$ $f = 10MHz$ $f = 100MHz$ $G = +10V/V, R_L = 50\Omega, V_o = 0.5Vp-p$ second harmonic third harmonic $V_o = 2.5Vp-p$, Gain = +16V/V Gain = +16V/V Gain = +16 V/V 0.625V step		100		*	*		*	*		MHz	
			145		*	*		*	*		MHz	
			185		*	*		*	*		MHz	
			60		*	*		*	*		MHz	
			-100		*	*		*	*		dB ⁽²⁾	
			-80		*	*		*	*		dB	
			-88		*	*		*	*		dB	
			-35		*	*		*	*		dB	
			-61		*	*		*	*		dB	
			-73		*	*		*	*		dB	
	25	44		*	*	30	*	*		MHz		
	200	350		*	*	240	*	*		V/ μs		
		9		*	*		*	*		ns		
		15		*	*		*	*		ns		
		25		*	*		*	*		ns		
INPUT SELECTION⁽³⁾ Transition Time 50% In to 50% Out	ECL: OPA675 TTL: OPA676		4		*	*		*	*		ns	
			6		*	*		*	*		ns	
DIGITAL INPUT TTL Logic Levels: V_L V_H I_L I_H ECL Logic Levels: V_L V_H I_L I_H	Logic "LO", $I_L = -6.4mA$ Logic "HI", $I_H = 160\mu A$ Logic "LO", $V_L = +0.8V$ Logic "HI", $V_H = +2.8V$ Logic "LO" Logic "HI" Logic "LO", $V_L = -1.8V$ Logic "HI", $V_H = -1.0V$	0	+2.0	+0.8	*	*	*	*	*		V	
					+5	*	*	*	*	*		V
		-0.05		-0.2	*	*	*	*	*	*		mA
		1		20	*	*	*	*	*	*		μA
		-1.15		-0.88	*	*	*	*	*	*		V
		-1.81		-1.475	*	*	*	*	*	*		V
		0.05			*	*	*	*	*	*		μA
		50			*	*	*	*	*	*		μA
RATED OUTPUT Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$R_L = 150\Omega$ $R_L = 50\Omega$ 1MHz, Open Loop, $C_L = 5pF$ Gain = +2V/V Momentary	± 2.1	± 2.6		*	*		*	*		V	
		+1.25	+1.8		*	*		*	*		V	
		-0.95	-1.1		*	*		-1.0	*	*		V
			± 30		*	*		*	*	*		mA
			5		*	*		*	*	*		Ω
			50		*	*		*	*	*		pF
			± 30	± 50		*	*		± 30	*		mA

* Same specifications as for JG.

SPECIFICATIONS (Cont)

ELECTRICAL

At $V_{CC} = \pm 5VDC$, $R_L = 150\Omega$, and $T_A = +25^\circ C$ unless otherwise noted.

PARAMETER	CONDITIONS	JG			SG			KG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY Rated Voltage Derated Performance Current, Quiescent	$\pm V_{CC}$ $\pm V_{CC}$ $I_O = 0mA$		5			*	*		*	*	VDC
		4.5	22	6.5 30	*	*	*	*	*	*	VDC mA
TEMPERATURE RANGE Specification Operating: θ_{JA}	Ambient temp Ambient temp	0		+70	-55		+125	*	*	*	$^\circ C$
		-55	125	+125	*	*	*	*	*	*	$^\circ C$ $^\circ C/W$

* Same specifications as for JG.

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 5VDC$, $R_L = 150\Omega$, and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

PARAMETER	CONDITIONS	JG			SG			KG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TEMPERATURE RANGE Specification	Ambient temp	0		+70	-55		+125	*	*	*	$^\circ C$
OFFSET VOLTAGE Average Drift Supply Rejection	$T_A = T_{MIN}$ to T_{MAX} $\pm V_{CC} = 4.5V$ to $5.5V$	60	± 3 85	± 10	*	*	*	65	± 1 *	± 5	$\mu V/^\circ C$ dB
BIAS CURRENT Input Bias Current	$V_{CM} = 0VDC$		29	50		*	*		*	*	μA
OFFSET CURRENT Input Offset Current	$V_{CM} = 0VDC$		0.8	10		*	*		*	*	μA
INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 0.5VDC$	± 2.0	± 2.3		*	*		*	*		V dB
		60	80		*	*		65	*		
OPEN LOOP GAIN, DC Open-Loop Voltage Gain		60	68		*	*		63	69		dB
DIGITAL INPUT TTL Logic Levels: V_{IL} V_{IH} I_{IL} I_{IH} ECL Logic Levels: V_{IL} V_{IH} I_{IL} I_{IH}	Logic "LO", $I_L = -8.4mA$ Logic "HI", $I_H = 160\mu A$ Logic "LO", $V_L = +0.8V$ Logic "HI", $V_H = +2.8V$ Logic "LO" Logic "HI" Logic "LO", $V_L = -1.6V$ Logic "HI", $V_H = -1.0V$	0		+0.8	*	*	*	*	*	*	V V mA μA V V μA μA
		+2.0		+5	*	*	*	*	*	*	
			-0.08	-0.4	*	*	*	*	*	*	
			5	50	*	*	*	*	*	*	
			-1.15	-0.88	*	*	*	*	*	*	
			-1.81	-1.475	*	*	*	*	*	*	
RATED OUTPUT Voltage Output	$R_L = 150\Omega$ $R_L = 50\Omega$	± 2.0	± 2.5		*	*		*	*		V V V
		+1.25	+1.6		*	*		*	*		
		-0.8	-1.0		*	*		-0.9	*		
POWER SUPPLY Current, Quiescent	$I_O = 0mA$		25	35		*	*		*	*	mA

* Same specifications as for JG.

NOTES: (1) Specifications are for both inputs (A and B). (2) dBC = Level referred to carrier-input signal. (3) Switching time from application of digital logic signal to input signal selection.

MECHANICAL

G Package—16 Pin Ceramic DIP

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
C	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.048	.060	1.22	1.52
G	.100 BASIC		2.54 BASIC	
H	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 BASIC		7.62 BASIC	
M	—	10°	—	10°
N	.025	.060	0.64	1.52

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

OPA675/676

2

OPERATIONAL AMPLIFIERS

PIN ASSIGNMENTS: OPA675

1	+In A	16	+In B
2	-In A	15	-In B
3	Offset Trim	14	DNC
4	Offset Trim	13	CHA (ECL)
5	Compensation Capacitor	12	CHA (ECL)
6	NC	11	Common
7	+V _{cc}	10	-V _{cc}
8	Output	9	NC

ABSOLUTE MAXIMUM RATINGS

Supply	±7VDC
Internal Power Dissipation	1000mW
Differential Input Voltage	Total V _{cc}
Input Voltage Range	±V _{cc}
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Output Short Circuit to Ground (+25°C)	Continuous to ground
Junction Temperature	+175°C

PIN ASSIGNMENTS: OPA676

1	+In A	16	+In B
2	-In A	15	-In B
3	Offset Trim	14	DNC
4	Offset Trim	13	DNC
5	Compensation Capacitor	12	CHA (TTL)
6	NC	11	Common
7	+V _{cc}	10	-V _{cc}
8	Output	9	NC







DNC = Do Not Connect




NC = No Internal Connection

ORDERING INFORMATION

Basic Model Number	OPA675	()	()	Q
Performance Grade Code	OPA676	()	()	Q
J, K: 0°C to +70°C				
S: -65°C to +125°C				
Package Code				
G: 16-pin Ceramic DIP				
Reliability Screening				
Q: Q-Screened				

TYPICAL PERFORMANCE CURVES








FIGURE 1. Programmable-Gain Amplifier.




FIGURE 2. Two-Input Multiplexer (with gain).




FIGURE 3. Synchronous Modulator/Demodulator (with gain).




FIGURE 4. Synchronous Modulator/Demodulator with Carrier Balance Trim (gain = ±5V/V).