(LCD Driver with 80-Channel Outputs)

HITACHI

Description

The HD61200 is a column driver LSI for a largearea dot matrix LCD. It employs 1/32 or more duty cycle multiplexing method. It receives serial display data from a micro controller or a display control LSI, HD61830, etc., and generates liquid crystal driving signals.

Features


- Liquid crystal display driver with serial/parallel conversion function
- Internal liquid crystal display driver: 80 drivers
- Drives liquid crystal panels with 1/32–1/128 duty cycle multiplexing
- Can interface to LCD controllers, HD61830 and HD61830B
- Data transfer rate: 2.5 MHz max
- Power supply: V_{CC} : 5 V ± 10% (internal logic)
- Power supply voltage for liquid crystal display drive: 8 V to 17 V
- CMOS process

Ordering Information


Type No.	Package
HD61200	100-pin plastic QFP (FP-100)



Pin Arrangement



Block Diagram



194

Block Function

Liquid Crystal Display Driver Circuit

The combination of the data from the latch circuit 2 and M signal causes one of the 4 liquid crystal driver levels, V1, V2, V3, and V4 to be output.

80-Bit Latch Circuit 2

The data from latch circuit 1 is latched at the fall of CL1 and output to liquid crystal display driver circuit.

S/P

Serial/parallel conversion circuit which converts 1-bit data into 4-bit data. When SHL is low level, data from DL is converted into 4-bit data and transferred to the latch circuit 1. In this case, don't connect any lines to terminal DR.

When SHL is high level, input data from terminal DR without connecting any lines to terminal DL.

80-Bit Latch Circuit 1

The 4-bit data is latched at $\emptyset 1$ to $\emptyset 20$ and output to latch circuit 2. When SHL is low level, the data from DL are latched in order of $1 \to 2 \to 3 \to ...$ 80 of each latch. When SHL is high level, they are latched in a reverse order $(80 \to 79 \to 78 \to ... 1)$.

Selector

The selector decodes output signals from the counter and generates latch clock Ø1 to Ø20. When the LSI is not active, Ø1 to Ø20 are not generated, so the data at latch circuit 1 is stored even if input data (DL, DR) changes.

Control Circuit

Controls operation: When E–F/F (enable F/F) indicates 1, S/P conversion is started by inputting low level to \overline{E} . After 80-bit data has been all converted, $\overline{\text{CAR}}$ output turns into low level and E–F/F is reset to 0, and consequently the conversion stops. E–F/F is RS flip-flop circuit which gives priority to SET over RESET and is set at high level of CL1.

The counter consists of 7 bits, and the output signals upper 5 bits are transferred to the selector. \overline{CAR} signal turns into high level at the rise of CL1. The number of bits that can be S/P-converted can be increased by connecting \overline{CAR} terminal with \overline{E} terminal of the next HD61200.

Terminal Functions Description


Terminal Name	Number of Terminals	I/O	Connected to	Functions					
V _{CC} GND V _{EE}	1 1 1		Power supply	V _{CC} – GND: Power supply for internal logic V _{CC} – V _{EE} : Power supply for LCD drive circuit					
$\overline{V_{1L}-V_{4L}}$	8		Power	Power supply for liquid crystal drive.					
V _{1R} –V _{4R}			supply		(V _{2R}): Selection level (V _{4R}): Non-selection lev	el			
				Power supplies V _{3L} & V _{3R} , V _{4L}	s connected with V_{1L} and $\&~V_{4R}$) should have the	d V _{1R} (V _{2L} & V _{2R} , same voltages.			
Y1-Y80	80	0	LCD	Liquid crystal d	river outputs.				
				Selects one of	the 4 levels, V1, V2, V3	, and V4.			
				Relation among as follows:	g output level, M, and di	splay data (D) is			
				М	1 0				
				D	1 0 1 0				
				Outpu level	V1 V3 V2 V4	4			
M	1	1	Controller	Switch signal to AC.	o convert liquid crystal d	Irive waveform into			
CL1	1	1	Controller	Synchronous s	ignal (a counter is reset	at high level).			
				Latch clock of display data (falling edge triggered).					
				Synchronized with the fall of CL1, liquid crystal driver signals corresponding to the display data are output.					
CL2	1	I	Controller	Shift clock of d	isplay data (D).				
				Falling edge tri	ggered.				
DL, DR	DL, DR 2 I Controller Input of serial display data (D).				display data (D).				
				(D)	Liquid Crystal Driver Output	Liquid Crystal Display			
				1 (high level)	Selection level	On			
				0 (low level)	Non-selection level	Off			

Terminal Name	Number of Terminals	I/O	Connected to	Functi	ons				
SHL	1	I	V _{CC} or GND	Selects	s the shi	ft direction	on of ser	ial dat	a.
				When the serial data (D) is input in order of D1 \rightarrow \rightarrow D80, the relations between the data (D) and output are as follows:					
				SHL	Y1	Y2	Y3		Y80
				Low	D1	D2	D3		D80
				High	D80	D79	D78		D1
		When SHL is low, data is inp lines should be connected to When SHL is high, the relation reverses.						e DR	terminal.
Ē	1	I	GND or the	Contro	ls the S/	P conve	rsion.		
			terminal CAR of the HD61200	The operation stops on high level, and the S/P conversion starts on low level.					
CAR	1	0	Input terminal E of the HD61200	Used for cascade connection with the HD61200 to increase the number of bits that can be S/P converted.					
FCS	1	1	GND	Input terminal for test.					
FCS	'	•	CIND	mpart	ommidi i	0. 1001.			

Operation of the HD61200

The following describes an LCD panel with 64×240 dots on which characters are displayed with 1/64 duty cycle dynamic drive. Figure 1 is an

example of liquid crystal display and connection to HD61200s. Figure 2 is a time chart of HD61200 I/O signals.



Cascade three HD61200s. Input data to the DL terminal of No. 1, No. 2, and No. 3. Connect \overline{E} of No. 1 to GND. Don't connect any lines to \overline{CAR} of No. 3. Connect common signal terminals (COM1–COM64) to X1–X64 of common driver HD61203. (m, n) of LCD panel is the address corresponding to each dot. Timing chart for the example of connection, DL input (m, n) in this figure is the data that corresponds to each address (m, n) of LCD panel.

Figure 1 LCD Driver with 64×240 Dots




Figure 2 H61200 Timing Chart

Application Example

The liquid crystal panel is divided into upper and lower parts. These two parts are driven separately. HD61200s No. 1 to No. 3 drive the upper half. Serial data, which are input from the DATA(1) terminal, appear at $Y_1 \rightarrow Y_2 \rightarrow ... Y_{80}$ of No. 2 and then at $Y_1 \rightarrow Y_2 \rightarrow ... Y_{80}$ of No. 3 in the order in which they were input (in the case of SHL = low). HD61200s No. 4 to No. 6 drive the lower half.

Serial data, which are input from DATA(2) terminal, appear at $Y_{80} \rightarrow Y_{79} \rightarrow ... Y_1$ of No. 4, then at $Y_{80} \rightarrow Y_{79} \rightarrow ... Y_1$ of No. 5 and then $Y_{80} \rightarrow Y_{79} \rightarrow ... Y_1$ of No. 6 in the order in which they were input (in the case of SHL = high).

As shown in this example, a PC board for display divided into upper and lower half can be easily designed by using SHL terminal effectively.




Figure 3 Example of 128 × 240 Dot Liquid Crystal Display (1/64 Duty Cycle)

200

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage (1)	V_{CC}	-0.3 to +7.0	V	2
Supply voltage (2)	V_{EE}	V_{CC} – 19.0 to V_{CC} + 0.3	V	
Terminal voltage (1)	V _{T1}	-0.3 to $V_{CC} + 0.3$	V	2, 3
Terminal voltage (2)	V_{T2}	V_{EE} – 0.3 to V_{CC} + 0.3	V	4
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	-55 to +125	°C	

- Notes: 1. LSIs may be permanently destroyed if being used beyond the absolute maximum ratings. In ordinary operation, it is desirable to use them within the limits of electrical characteristics, because using them beyond these conditions may cause malfunction and poor reliability.
 - 2. All voltage values are referenced to GND = 0 V.
 - 3. Applies to input terminals, FCS, SHL, CL1, CL2, DL, DR, E, and M.
 - 4. Applies to V_{1L}, V_{1R}, V_{2L}, V_{2R}, V_{3L}, V_{3R}, V_{4L}, and V_{4R}. Must maintain $V_{CC} \geq V_{1L} = V_{1R} \geq V_{3L} = V_{3R} \geq V_{4L} = V_{4R} \geq V_{2L} = V_{2R} \geq V_{EE}.$ Connect a protection resistor of 15 Ω ± 10% to each terminal in series.

Electrical Characteristics

DC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, GND = 0 V, $V_{CC} - V_{EE} = 8 \text{ V}$ to 17 V, Ta = -20 to $75^{\circ}C$)

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Note
Input high voltage	V_{IH}	$0.7 \times V_{CC}$	_	V_{CC}	V		1
Input low voltage	V_{IL}	0	_	$0.3 \times V_{CC}$	V		1
Output high voltage	V_{OH}	$V_{CC} - 0.4$	_	_	V	$I_{OH} = -400 \ \mu A$	2
Output low voltage	V_{OL}	_	_	0.4	V	I _{OL} = 400 μA	2
Driver on resistance	R _{ON}	_	_	7.5	kΩ	Load current = 100 µA	5
Input leakage current	I _{IL1}	-1	_	1	μΑ	$V_{IN} = 0$ to V_{CC}	1
Input leakage current	I_{IL2}	-2	_	2	μΑ	$V_{IN} = V_{EE}$ to V_{CC}	3
Dissipation current (1)	I_{GND}	_	_	1.0	mA		4
Dissipation current (2)	I _{EE}	_	_	0.1	mA		4

Notes: 1. Applies to CL1, CL2, SHL, E, M, DL, and DR.

- 2. Applies to CAR.
- 3. Applies to $\rm V_{1L},\, V_{1R},\, V_{2L},\, V_{2R},\, V_{3L},\, V_{3R},\, V_{4L},$ and $\rm V_{4R}.$
- 4. Specified when display data is transferred under following conditions:

CL2 frequency $f_{CP2} = 2.5 \text{ MHz}$ (data transfer rate)

CL1 frequency $f_{CP1} = 4.48 \text{ kHz}$ (data latch frequency) M frequency $f_{M} = 35 \text{ Hz}$ (frame frequency/2)


Specified at $V_{IH} = V_{CC}(V)$, $V_{IL} = 0 V$ and load on outputs.

 I_{GND} : currents between V_{CC} and GND.

 I_{EE} : currents between V_{CC} and V_{EE} .


5. Resistance between terminal Y and terminal V (one of V_{1L} , V_{1R} , V_{2L} , V_{2R} , V_{3L} , V_{3R} , V_{4L} , and V_{4R} when load current flows through one of the terminals Y1 to Y80. This value is specified under the following condition:

$$\begin{aligned} &V_{CC} - V_{EE} = 17 \text{ V} \\ &V_{1L} = V_{1R}, \, V_{3L} = V_{3R} = V_{CC} - 2/7 \, (V_{CC} - V_{EE}) \\ &V_{2L} = V_{2R}, \, V_{4L} = V_{4R} = V_{EE} \, + \, 2/7 \, (V_{CC} - V_{EE}) \end{aligned}$$



The following here is a description of the range of power supply voltage for liquid crystal display drivers. Apply positive voltage to $V_{1L} = V_{1R}$ and $V_{3L} = V_{3R}$ and negative voltage to $V_{2L} = V_{2R}$ and


$$\begin{split} V_{4L} &= V_{4R} \text{ within the } \Delta V \text{ range. This range allows} \\ \text{stable impedance on driver output (RON). Notice} \\ \text{the } \Delta V \text{ depends on power supply voltage} \\ V_{CC} &= V_{EE}. \end{split}$$



Correlation between driver output waveform and power supply voltage for liquid crystal display drive

Correlation between power supply voltage $\rm V_{CC} - \rm V_{EE}$ and $\Delta \rm V$

Terminal Configuration



AC Characteristics (V $_{CC}$ = 5 V \pm 10%, GND = 0 V, Ta = –20 to +75°C)

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Note
Clock cycle time	t _{cyc}	400	_	_	ns		
Clock high level width	t _{CWH}	150	_	_	ns		
Clock low level width	t _{CWL}	150	_	_	ns		
Clock setup time	t _{SCL}	100	_	_	ns		
Clock hold time	t _{HCL}	100	_	_	ns		
Clock rise/fall time	t _{ct}	_	_	30	ns		
Clock phase different time	t _{CL}	100	_	_	ns		
Data setup time	t _{DSU}	80	_	_	ns		
Data hold time	t _{DH}	100	_	_	ns		
E setup time	t _{ESU}	200	_	_	ns		
Output delay time	t _{DCAR}	_	_	300	ns		1
M phase difference time	t _{CM}	_	_	300	ns		

Note: 1. The following load circuit is connected for specification:

