

**2N- AND 2P-Channel Logic Level Enhancement Mode MOSFET**

# MTBA5Q10Q8

	N-CH	P-CH
BV <sub>DSS</sub>	100V	-100V
I <sub>D</sub>	2.5A	-1.7A
R <sub>DSON</sub> (MAX.)	185mΩ	300mΩ


**Description**

The MTBA5Q10Q8 consists of two N-channel and two P-channel enhancement-mode MOSFET in a single SOP-8 package, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The SOP-8 package is universally preferred for all commercial-industrial surface mount applications.


**Features**

- Simple drive requirement
- Low on-resistance
- Fast switching speed
- Pb-free lead plating and halogen-free package

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTBA5Q10Q8-0-T3-G	SOP-8 (Pb-free lead plating and halogen-free package)	2500 pcs / tape & reel





**Absolute Maximum Ratings** ( $T_C=25^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Limits		Unit	
		N-channel	P-channel		
Drain-Source Breakdown Voltage	$BV_{DSS}$	100	-100	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V	
Continuous Drain Current (Note 2)	$I_D$	$T_A=25^{\circ}C, V_{GS}=10V (-10V)$	2.5	-1.7	A
		$T_A=70^{\circ}C, V_{GS}=10V (-10V)$	2.1	-1.4	
Pulsed Drain Current (Note 1)	$I_{DM}$	10	-6.8	A	
Power Dissipation	$P_D$	$T_A=25^{\circ}C$	1.66		W
		$T_A=100^{\circ}C$	0.83		
Operating Junction and Storage Temperature Range	$T_j; T_{stg}$	-55~+175		$^{\circ}C$	

**Thermal Data**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{th,j-c}$	36	$^{\circ}C/W$
Thermal Resistance, Junction-to-ambient, max	$R_{th,j-a}$	90 (Note 2)	$^{\circ}C/W$

Note : 1.Pulse width limited by maximum junction temperature.  
 2.Surface mounted on 1 in<sup>2</sup> copper pad of FR-4 board, pulse width $\leq 10s$ .

**N-Channel Electrical Characteristics** ( $T_C=25^{\circ}C$ , unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
$BV_{DSS}$	100	-	-	V	$V_{GS}=0, I_D=250\mu A$
$V_{GS(th)}$	1.0	1.4	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu A$
$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20V, V_{DS}=0$
$I_{DSS}$	-	-	1	$\mu A$	$V_{DS}=80V, V_{GS}=0$
	-	-	25	$\mu A$	$V_{DS}=70V, V_{GS}=0, T_j=125^{\circ}C$
* $R_{DS(ON)}$	-	151	185	m $\Omega$	$I_D=2.5A, V_{GS}=10V$
	-	155	190		$I_D=2A, V_{GS}=4.5V$
* $G_{FS}$	-	8	-	S	$V_{DS}=5V, I_D=2.5A$
<b>Dynamic</b>					
$C_{iss}$	-	1237	-	pF	$V_{DS}=20V, V_{GS}=0, f=1MHz$
$C_{oss}$	-	38	-		
$C_{rSS}$	-	27	-		
* $t_{d(ON)}$	-	13	-	ns	$V_{DS}=50V, I_D=1A, V_{GS}=10V, R_G=6\Omega$
* $t_r$	-	9	-		
* $t_{d(OFF)}$	-	36	-		
* $t_f$	-	9	-		
* $Q_g$	-	18	-	nC	$V_{DS}=80V, I_D=2.5A, V_{GS}=10V$
* $Q_{gs}$	-	4.2	-		
* $Q_{gd}$	-	3.6	-		
<b>Body Diode</b>					
* $V_{SD}$	-	0.9	1.2	V	$V_{GS}=0V, I_S=2.5A$
* $I_S$	-	-	2.5	A	
* $I_{SM}$	-	-	10		

\*Pulse Test : Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$




**P-Channel Electrical Characteristics** (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BVDSS	-100	-	-	V	VGS=0, ID=-250μA
VGS(th)	-1.0	-1.4	-2.5		VDS=VGS, ID=-250μA
IGSS	-	-	±100	nA	VGS=±20V, VDS=0
IDSS	-	-	-1	μA	VDS=-80V, VGS=0
	-	-	-25		VDS=-70V, VGS=0, Tj=125°C
*RDS(ON)	-	246	300	mΩ	ID=-1.7A, VGS=-10V
	-	260	315		ID=-1A, VGS=-4.5V
*GFS	-	5	-	S	VDS=-5V, ID=-1.7A
<b>Dynamic</b>					
Ciss	-	1406	-	pF	VDS=-20V, VGS=0, f=1MHz
Coss	-	56	-		
Crss	-	33	-		
*td(ON)	-	14	-	ns	VDS=-50V, ID=-1A, VGS=-10V, RG=6Ω
*tr	-	10	-		
*td(OFF)	-	37	-		
*tf	-	10	-		
*Qg	-	19	-	nC	VDS=-80V, ID=-1.7A, VGS=-10V
*Qgs	-	3.7	-		
*Qgd	-	4.8	-		
<b>Body Diode</b>					
*VSD	-	-0.9	-1.2	V	VGS=0V, IS=-1.7A
*IS	-	-	-1.7	A	
*ISM	-	-	-6.8		


\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

**Typical Characteristics : Q1( N-channel )**


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.) : Q1( N-channel)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature






### Typical Characteristics(Cont.) : Q1( N-channel)

Single Pulse Power Rating, Junction to Ambient  
(Note on page 2)




Transient Thermal Response Curves






Typical Characteristics : Q2( P-channel)


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.) : Q2(P-channel)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area





Maximum Drain Current vs Junction Temperature







**Typical Characteristics(Cont.) : Q2(P-channel)**



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**SOP-8 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1909	0.2007	4.85	5.10	I	0.0019	0.0078	0.05	0.20
B	0.1515	0.1555	3.85	3.95	J	0.0118	0.0275	0.30	0.70
C	0.2283	0.2441	5.80	6.20	K	0.0074	0.0098	0.19	0.25
D	0.0480	0.0519	1.22	1.32	L	0.0145	0.0204	0.37	0.52
E	0.0145	0.0185	0.37	0.47	M	0.0118	0.0197	0.30	0.50
F	0.1472	0.1527	3.74	3.88	N	0.0031	0.0051	0.08	0.13
G	0.0570	0.0649	1.45	1.65	O	0.0000	0.0059	0.00	0.15
H	0.1889	0.2007	4.80	5.10					

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.