Power MOSFET

PRODUCT SUMMARY		
V_{DS} (V)	1000	
$R_{DS(on)}$ (Ω)	V_{GS} = 10 V	5.0
Q_g (Max.) (nC)	80	
Q_{gs} (nC)	10	
Q_{gd} (nC)	42	
Configuration	Single	

TO-220





N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

Available
RoHS* COMPLIANT

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRFBG30PbF
	SiHFBG30-E3
SnPb	IRFBG30
	SiHFBG30

ABSOLUTE MAXIMUM RATINGS T_C = 25 °C, unless otherwise noted

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V_{DS}	1000	V
Gate-Source Voltage			V_{GS}	± 20	
Continuous Drain Current	V_{GS} at 10 V	T_C = 25 °C	I_D	3.1	A
		T_C = 100 °C		2.0	
Pulsed Drain Current[a]			I_{DM}	12	
Linear Derating Factor				1.0	W/°C
Single Pulse Avalanche Energy[b]			E_{AS}	280	mJ
Repetitive Avalanche Current[a]			I_{AR}	3.1	A
Repetitive Avalanche Energy[a]			E_{AR}	13	mJ
Maximum Power Dissipation	T_C = 25 °C		P_D	125	W
Peak Diode Recovery dV/dt[c]			dV/dt	1.0	V/ns
Operating Junction and Storage Temperature Range			T_J, T_{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s			300[d]	
Mounting Torque	6-32 or M3 screw			10	lbf · in
				1.1	N · m

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. V_{DD} = 50 V, starting T_J = 25 °C, L = 55 mH, R_G = 25 Ω, I_{AS} = 3.1 A (see fig. 12).
c. I_{SD} ≤ 3.1 A, dI/dt ≤ 80 A/µs, V_{DD} ≤ 600, T_J ≤ 150 °C.
d. 1.6 mm from case.

THERMAL RESISTANCE RATINGS				
PARAMETER	**SYMBOL**	**TYP.**	**MAX.**	**UNIT**
Maximum Junction-to-Ambient	R_{thJA}	-	62	°C/W
Case-to-Sink, Flat, Greased Surface	R_{thCS}	0.50	-	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	1.0	

SPECIFICATIONS T_J = 25 °C, unless otherwise noted							
PARAMETER	**SYMBOL**	**TEST CONDITIONS**		**MIN.**	**TYP.**	**MAX.**	**UNIT**
Static							
Drain-Source Breakdown Voltage	V_{DS}	V_{GS} = 0 V, I_D = 250 µA		1000	-	-	V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, I_D = 1 mA		-	1.4	-	V/°C
Gate-Source Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 µA		2.0	-	4.0	V
Gate-Source Leakage	I_{GSS}	V_{GS} = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 1000 V, V_{GS} = 0 V		-	-	100	µA
		V_{DS} = 800 V, V_{GS} = 0 V, T_J = 125 °C		-	-	500	
Drain-Source On-State Resistance	$R_{DS(on)}$	V_{GS} = 10 V	I_D = 1.9 A[b]	-	-	5.0	Ω
Forward Transconductance	g_{fs}	V_{DS} = 10 V, I_D = 1.9 A[b]		2.1	-	-	S
Dynamic							
Input Capacitance	C_{iss}	V_{GS} = 0 V, V_{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	980	-	pF
Output Capacitance	C_{oss}			-	140	-	
Reverse Transfer Capacitance	C_{rss}			-	50	-	
Total Gate Charge	Q_g	V_{GS} = 10 V	I_D = 3.1 A, V_{DS} =400 V, see fig. 6 and 13[b]	-	-	80	nC
Gate-Source Charge	Q_{gs}			-	-	10	
Gate-Drain Charge	Q_{gd}			-	-	42	
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = 500 V, I_D = 3.1 A, R_G = 12 Ω, R_D = 170 Ω, see fig. 10[b]		-	12	-	ns
Rise Time	t_r			-	25	-	
Turn-Off Delay Time	$t_{d(off)}$			-	89	-	
Fall Time	t_f			-	29	-	
Internal Drain Inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact 		-	4.5	-	nH
Internal Source Inductance	L_S			-	7.5	-	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I_S	MOSFET symbol showing the integral reverse p - n junction diode 		-	-	3.1	A
Pulsed Diode Forward Current[a]	I_{SM}			-	-	12	
Body Diode Voltage	V_{SD}	T_J = 25 °C, I_S = 3.1 A, V_{GS} = 0 V[b]		-	-	1.8	V
Body Diode Reverse Recovery Time	t_{rr}	T_J = 25 °C, I_F = 3.1 A, dI/dt = 100 A/µs[b]		-	410	620	ns
Body Diode Reverse Recovery Charge	Q_{rr}			-	1.3	2.0	µC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)					

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width ≤ 300 µs; duty cycle ≤ 2 %.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Fig. 1 - Typical Output Characteristics, T_C = 25 °C



Fig. 3 - Typical Transfer Characteristics



Fig. 3 - Fig. 2 - Typical Output Characteristics, T_C = 150 °C



Fig. 4 - Normalized On-Resistance vs. Temperature



Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage



Fig. 7 - Typical Source-Drain Diode Forward Voltage



Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage



Fig. 8 - Maximum Safe Operating Area



Fig. 9 - Maximum Drain Current vs. Case Temperature



Fig. 10a - Switching Time Test Circuit



Fig. 10b - Switching Time Waveforms



Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig. 12a - Unclamped Inductive Test Circuit



Fig. 12b - Unclamped Inductive Waveforms



Fig. 12c - Maximum Avalanche Energy vs. Drain Current



Fig. 13a - Basic Gate Charge Waveform



Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit





* V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel