# Multi-Purpose Flash + SRAM ComboMemory

SST32HF324 / SST32HF328 SST32HF324C / SST32HF328C



**Preliminary Specifications** 

#### **FEATURES:**

- ComboMemories organized as:
  - SST32HF324x: 2M x16 Flash + 256K x16 SRAM
  - SST32HF328x: 2M x16 Flash + 512K x16 SRAM
- Single 2.7-3.3V Read and Write Operations
- Concurrent Operation
  - Read from or Write to SRAM while Erase/Program Flash
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 15 mA (typical) for Flash or SRAM Read
  - Standby Current:
    - SST32HF32x: 80 μA (typical)
    - SST32HF32xC: 25 μA (typical)
- Flexible Erase Capability
  - Uniform 2 KWord sectors
  - Uniform 32 KWord size blocks

#### Fast Read Access Times:

- Flash: 70 ns and 90 ns
- SRAM: 70 ns and 90 ns
- Latched Address and Data for Flash
- Flash Fast Erase and Word-Program:
- Sector-Erase Time: 18 ms (typical)
  - Block-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 40 ms (typical)
  - Word-Program Time: 7 μs (typical)
  - Chip Rewrite Time:
    - SST32HF32x/32xC: 15 seconds (typical)

## Flash Automatic Erase and Program Timing

- Internal VPP Generation
- Flash End-of-Write Detection
  - Toggle Bit
  - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard Command Set
- Package Available
  - 63-ball TFBGA (8mm x 10mm x 1.2mm)
  - 63-ball LFBGA (8mm x 10mm x 1.4mm)
  - 62-ball LFBGA (8mm x 10mm x 1.4mm)

#### PRODUCT DESCRIPTION

The SST32HF32x/32xC ComboMemory devices integrate a 2M x16 CMOS flash memory bank with a 256K x16 or 512K x16 CMOS SRAM memory bank in a Multi-Chip Package (MCP), manufactured with SST's proprietary, high performance SuperFlash technology. The SST32HF32x devices use a Pseudo-SRAM. The SST32HF32xC devices use standard SRAM.

Featuring high performance Word-Program, the flash memory bank provides a maximum Word-Program time of 7 µsec. The entire flash memory bank can be erased and programmed word-by-word in typically 15 seconds for the SST32HF32x/32xC, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent flash write, the SST32HF32x/32xC devices contain on-chip hardware and software data protection schemes. The SST32HF32x/32xC devices offer a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST32HF32x/32xC devices consist of two independent memory banks with respective bank enable signals. The Flash and SRAM memory banks are superimposed in the same memory address space. Both memory banks

share common address lines, data lines, WE# and OE#. The memory bank selection is done by memory bank enable signals. The memory bank selection is done by two bank enable signals. The SRAM bank enable signals, BES1# and BES2, select the SRAM bank. The flash memory bank enable signal, BEF#, has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank.

The SST32HF32x/32xC provide the added functionality of being able to simultaneously read from or write to the SRAM bank while erasing or programming in the flash memory bank. The SRAM memory bank can be read or written while the flash memory bank performs Sector-Erase, Bank-Erase, or Word-Program concurrently. All flash memory Erase and Program operations will automatically latch the input address and data signals and complete the operation in background without further input stimulus requirement. Once the internally controlled Erase or Program cycle in the flash bank has commenced, the SRAM bank can be accessed for Read or Write.



#### **Preliminary Specifications**

The SST32HF32x/32xC devices are suited for applications that use both flash memory and SRAM memory to store code or data. For systems requiring low power and small form factor, the SST32HF32x/32xC devices significantly improve performance and reliability, while lowering power consumption, when compared with multiple chip solutions. The SST32HF32x/32xC inherently use less energy during erase and program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

## **Device Operation**

The SST32HF32x/32xC use BES1#, BES2 and BEF# to control operation of either the flash or the SRAM memory bank. When BEF# is low, the flash bank is activated for Read, Program or Erase operation. When BES1# is low, and BES2 is high the SRAM is activated for Read and Write operation. BEF# and BES1# cannot be at low level, and BES2 cannot be at high level at the same time. If all bank enable signals are asserted, bus contention will result and the device may suffer permanent damage. All address, data, and control lines are shared by flash and SRAM memory banks which minimizes power consumption and loading. The device goes into standby when BEF# and BES1# bank enables are raised to V<sub>IHC</sub> (Logic High) or when BEF# is high and BES2 is low.

## **Concurrent Read/Write Operation**

The SST32HF32x/32xC provide the unique benefit of being able to read from or write to SRAM, while simultaneously erasing or programming the flash. This allows data alteration code to be executed from SRAM, while altering the data in flash. See Figure 23 for a flowchart. The following table lists all valid states.

#### **CONCURRENT READ/WRITE STATES**

Flash	SRAM
Program/Erase	Read
Program/Erase	Write

The device will ignore all SDP commands when an Erase or Program operation is in progress. Note that Product Identification commands use SDP; therefore, these commands will also be ignored while an Erase or Program operation is in progress.

#### Flash Read

The Read operation of the SST32HF32x/32xC devices is controlled by BEF# and OE#. Both have to be low, with WE# high, for the system to obtain data from the outputs. BEF# is used for flash memory bank selection. When BEF# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to Figure 6 for further details.



**Preliminary Specifications** 

## Flash Word-Program Operation

The flash memory bank of the SST32HF32x/32xC devices is programmed on a word-by-word basis. Before Program operations, the memory must be erased first. The Program operation consists of three steps. The first step is the threebyte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed, within 10 us. See Figures 7 and 8 for WE# and BEF# controlled Program operation timing diagrams and Figure 19 for flowcharts. During the Program operation, the only valid flash Read operations are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any SDP commands loaded during the internal Program operation will be ignored.

## Flash Sector/Block-Erase Operation

The Flash Sector/Block-Erase operation allows the system to erase the device on a sector-by-sector (or block-byblock) basis. The SST32HF32x/32xC offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The address lines A<sub>20</sub>-A<sub>11</sub> are used to determine the sector address. The Block-Erase operation is initiated by executing a sixbyte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The address lines A<sub>20</sub>-A<sub>15</sub> are used to determine the block address. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 12 and 13 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored.

## Flash Chip-Erase Operation

The SST32HF32x/32xC provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 9 for timing diagram, and Figure 22 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

## Flash Write Operation Status Detection

The SST32HF32x/32xC provide one hardware and two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$ ) and Toggle Bit (DQ $_6$ ). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling (DQ7) or Toggle Bit (DQ6) Read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

**Preliminary Specifications** 

## Flash Data# Polling (DQ<sub>7</sub>)

When the SST32HF32x/32xC flash memory banks are in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ<sub>7</sub> will produce a '1'. The Data# Polling is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operation. For Sector- or Block-Erase, the Data# Polling is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 9 for Data# Polling timing diagram and Figure 20 for a flowchart.

## Flash Toggle Bit (DQ<sub>6</sub>)

During the internal Program or Erase operation, any consecutive attempts to read  $\mathsf{DQ}_6$  will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the toggling will stop. The flash memory bank is then ready for the next operation. The Toggle Bit is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operation. For Sector- or Bank-Erase, the Toggle Bit is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 10 for Toggle Bit timing diagram and Figure 20 for a flowchart.

## **Flash Memory Data Protection**

The SST32HF32x/32xC flash memory bank provides both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Flash Hardware Data Protection**

Noise/Glitch Protection: A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

 $\underline{V_{DD}}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, BEF# high, or WE# high will inhibit the flash Write operation. This prevents inadvertent writes during power-up or power-down.

## Flash Software Data Protection (SDP)

The SST32HF32x/32xC provide the JEDEC approved software data protection scheme for all flash memory bank data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three byte-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte load sequence. The SST32HF32x/32xC devices are shipped with the software data protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode, within T<sub>RC</sub>. The contents of DQ<sub>15</sub>-DQ<sub>8</sub> can be V<sub>IL</sub> or VIH. but no other value, during any SDP command sequence.

## **Concurrent Read and Write Operations**

The SST32HF32x/32xC provide the unique benefit of being able to read from or write to SRAM, while simultaneously erasing or programming the flash. This allows data alteration code to be executed from SRAM, while altering the data in flash. The following table lists all valid states.

#### **CONCURRENT READ/WRITE STATES**

Flash	SRAM
Program/Erase	Read
Program/Erase	Write

The device will ignore all SDP commands when an Erase or Program operation is in progress. Note that Product Identification commands use SDP; therefore, these commands will also be ignored while an Erase or Program operation is in progress.



**Preliminary Specifications** 

#### **Product Identification**

The Product Identification mode identifies the devices as the SST32HFxxx and manufacturer as SST. This mode may be accessed by software operations only. The hardware device ID Read operation, which is typically used by programmers, cannot be used on this device because of the shared lines between flash and SRAM in the multi-chip package. Therefore, application of high voltage to pin A<sub>9</sub> may damage this device. Users may use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Tables 3 and 4 for software operation, Figure 14 for the software ID entry and read timing diagram and Figure 21 for the ID entry command sequence flowchart.

**TABLE 1: PRODUCT IDENTIFICATION** 

	Address	Data
Manufacturer's ID	0000H	00BFH
Device ID		
SST32HF32x/32xC	0001H	2783H

T1.0 1230

#### Product Identification Mode Exit/Reset

In order to return to the standard read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Exit ID command sequence, which returns the device to the Read operation. Please note that the software reset command is ignored during an internal Program or Erase operation. This command may also be used to reset the device to Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g. not read correctly. See Table 4 for software command codes, Figure 15 for timing waveform, and Figure 21 for the Software ID Entry command sequence flowchart.

## **SRAM Operation**

With BES1# low, BES2 and BEF# high, the SST32HF32x/32xC operate as either 256K x16 or 512K x16 CMOS SRAM, with fully static operation requiring no external clocks or timing strobes. The SST32HF32x/32xC SRAM is mapped into the first 512 KWord address space. When BES1#, BEF# are high and BES2 is low, all memory banks are deselected and the device enters standby. Read and Write cycle times are equal. The control signals UBS# and LBS# provide access to the upper data byte and lower data byte. See Table 3 for SRAM Read and Write data byte control modes of operation.

## **SRAM Read**

The SRAM Read operation of the SST32HF32x/32xC is controlled by OE# and BES1#, both have to be low with WE# and BES2 high for the system to obtain data from the outputs. BES1# and BES2 are used for SRAM bank selection. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 3, for further details.


#### **SRAM Write**

The SRAM Write operation of the SST32HF32x/32xC is controlled by WE# and BES1#, both have to be low, BES2 must be high for the system to write to the SRAM. During the Word-Write operation, the addresses and data are referenced to the rising edge of either BES1#, WE#, or the falling edge of BES2 whichever occurs first. The write time is measured from the last falling edge of BES#1 or WE# or the rising edge of BES2 to the first rising edge of BES1#, or WE# or the falling edge of BES2. Refer to the Write cycle timing diagrams, Figures 4 and 5, for further details.

## **Design Considerations**

SST recommends a high frequency 0.1  $\mu$ F ceramic capacitor to be placed as close as possible between  $V_{DD}$  and  $V_{SS}$ , e.g., less than 1 cm away from the  $V_{DD}$  pin of the device. Additionally, a low frequency 4.7  $\mu$ F electrolytic capacitor from  $V_{DD}$  to  $V_{SS}$  should be placed within 1 cm of the  $V_{DD}$  pin.










FIGURE 1: PIN ASSIGNMENTS FOR 62-BALL TFBGA AND LFBGA (8MM X 10MM) INTEL COMPATIBLE PACKAGE




FIGURE 2: PIN ASSIGNMENTS FOR 63-BALL TFBGA AND LFBGA (8MM x 10MM)



## **Preliminary Specifications**

## **TABLE 2: PIN DESCRIPTION**

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> to A <sub>0</sub>	Address Inputs	To provide flash address, A <sub>MSF</sub> -A <sub>0</sub> . To provide SRAM address, A <sub>MSS</sub> -A <sub>0</sub>
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Inputs/Outputs	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low
BES1#	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES1# is low
BES2	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES2 is high
OEF# <sup>2</sup>	Output Enable	To gate the data output buffers for Flash <sup>2</sup> only
OES#2	Output Enable	To gate the data output buffers for SRAM <sup>2</sup> only
WEF# <sup>2</sup>	Write Enable	To control the Write operations for Flash <sup>2</sup> only
WES#2	Write Enable	To control the Write operations for SRAM <sup>2</sup> only
OE#	Output Enable	To gate the data output buffers
WE#	Write Enable	To control the Write operations
UBS#	Upper Byte Control (SRAM)	To enable DQ <sub>15</sub> -DQ <sub>8</sub>
LBS#	Lower Byte Control (SRAM)	To enable DQ <sub>7</sub> -DQ <sub>0</sub>
$V_{\text{SSF}}^2$	Ground	Flash <sup>2</sup> only
$V_{SSS}^2$	Ground	SRAM <sup>2</sup> only
$V_{SS}$	Ground	
$V_{DDF}$	Power Supply (Flash)	2.7-3.3V Power Supply to Flash only
$V_{\text{DDS}}$	Power Supply (SRAM)	2.7-3.3V Power Supply to SRAM only
NC	No Connection	Unconnected pins

T2.0 1230

<sup>1.</sup>  $A_{MSF} = Most Significant Flash Address$ 

 $A_{MSF} = A_{20}$  for SST32HF32xx

 $A_{MSS}$  = Most Significant SRAM Address

 $A_{MSS} = A_{17}$  for SST32HF324x and  $A_{18}$  for SST32HF328x

<sup>2.</sup> LS package only



### **Preliminary Specifications**

TABLE 3: OPERATIONAL MODES SELECTION<sup>1</sup>

Mode	BEF#	BES1#	BES2 <sup>2</sup>	OE# <sup>3</sup>	WE# <sup>3</sup>	LBS#	UBS#	DQ <sub>0-7</sub>	DQ <sub>8-15</sub>
Full Standby	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	HIGH-Z	HIGH-Z
		Х	V <sub>IL</sub>	Х	Х	Х	Х		
Output Disable	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	HIGH-Z	HIGH-Z
		$V_{IL}$	$V_{IH}$	Х	Х	$V_{IH}$	$V_{IH}$		
	$V_{IL}$	V <sub>IH</sub>	Х	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	HIGH-Z	HIGH-Z
		Х	$V_{IL}$						
Flash Read	$V_{IL}$	$V_{IH}$	Χ	$V_{IL}$	$V_{IH}$	Х	Х	D <sub>OUT</sub>	$D_OUT$
		Х	$V_{IL}$						
Flash Write	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	$D_IN$
		Х	$V_{IL}$						
Flash Erase	$V_{IL}$	V <sub>IH</sub>	Х	V <sub>IH</sub>	$V_{IL}$	Х	Х	Х	Χ
		Х	$V_{IL}$						
SRAM Read	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	D <sub>OUT</sub>	$D_OUT$
						V <sub>IH</sub>	$V_{IL}$	HIGH-Z	D <sub>OUT</sub>
						$V_{IL}$	V <sub>IH</sub>	D <sub>OUT</sub>	HIGH-Z
SRAM Write	$V_{IH}$	$V_{IL}$	$V_{IH}$	Х	$V_{IL}$	$V_{IL}$	$V_{IL}$	D <sub>IN</sub>	$D_IN$
						$V_{IH}$	$V_{IL}$	HIGH-Z	$D_IN$
						$V_{IL}$	V <sub>IH</sub>	D <sub>IN</sub>	HIGH-Z
Product	$V_{IL}$	V <sub>IH</sub>	Χ	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х		urer's ID <sup>5</sup>
Identification <sup>4</sup>		Х	V <sub>IL</sub>					Devic	e ID <sup>5</sup>

T3.0 1230

- 1. X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.
- 2. Do not apply BEF# =  $V_{IL}$ , BES1# =  $V_{IL}$  and BES2 =  $V_{IH}$  at the same time
- 3. OE# = OEF# and OES#
  WE# = WEF# and WES# for LS package only
- 4. Software mode only
- 5. With  $A_{MS}$ - $A_1$  = 0;SŚT Manufacturer's ID = 00BFH, is read with  $A_0$ =0, SST32HF32xx Device ID = 2783H, is read with  $A_0$ =1.



**Preliminary Specifications** 

#### TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>								
Word-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA <sub>X</sub> <sup>4</sup>	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA <sub>X</sub> <sup>4</sup>	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry <sup>5,6</sup>	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit	XXH	F0H										
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

T4.0 1230

- 1. Address format A<sub>14</sub>-A<sub>0</sub> (Hex),Address A<sub>15</sub> can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value, for the Command sequence.
- 2.  $DQ_{15}$ - $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for the Command sequence.
- 3. WA = Program word address
- 4.  $SA_X$  for Sector-Erase; uses  $A_{MS}$ - $A_{11}$  address lines  $BA_X$  for Block-Erase; uses  $A_{20}$ - $A_{15}$  address lines
  - $A_{MS} = Most significant address$
  - $A_{MS} = A_{20}$  for SST32HF32x/32xC
- 5. The device does not remain in Software Product ID mode if powered down.
- 6. With  $A_{MS}$ - $A_1$  = 0; SST Manufacturer's ID = 00BFH, is read with  $A_0$ =0, SST32HF32x/32xC Device ID = 2783H, is read with  $A_0$ =1.



## **Preliminary Specifications**

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	20°C to +85°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to $V_{DD}^{1}+0.3V$
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> <sup>1</sup> +1.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Output Short Circuit Current <sup>2</sup>	50 mA

<sup>1.</sup>  $V_{DD} = V_{DDF}$  and  $V_{DDS}$ 

#### **OPERATING RANGE**

Range	Ambient Temp	$V_{DD}$
Commercial	0°C to +70°C	2.7-3.3V
Extended	-20°C to +85°C	2.7-3.3V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time 5 n	S
Output Load	= 30 pF
See Figures 17 and 18	

<sup>2.</sup> Outputs shorted for no more than one second. No more than one output shorted at a time.

**Preliminary Specifications** 

TABLE 5: DC OPERATING CHARACTERISTICS ( $V_{DD} = V_{DDF}$  AND  $V_{DDS} = 2.7-3.3V$ )

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Active V <sub>DD</sub> Current				Address input = $V_{ILT}/V_{IHT}$ , at f=1/ $T_{RC}$ Min, $V_{DD}$ = $V_{DD}$ Max, all DQs open
	Read				OE#=V <sub>IL</sub> , WE#=V <sub>IH</sub>
	Flash		18	mA	BEF#=V <sub>IL</sub> , BES1#=V <sub>IH</sub> , or BES2=V <sub>IL</sub>
	SRAM		30	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
	Concurrent Operation		40	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
	Write <sup>1</sup>				WE#=V <sub>IL</sub>
	Flash		35	mA	BEF#=V <sub>IL</sub> , BES1#=V <sub>IH</sub> , or BES2=V <sub>IL</sub> , OE#=V <sub>IH</sub>
	SRAM		30	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
$I_{SB}$	Standby V <sub>DD</sub> Current SST32HF32x		110	μA	$V_{DD} = V_{DD}$ Max, BEF#=BES1#= $V_{IHC}$ , BES2= $V_{ILC}$
	SST32HF32xC		45	μΑ	
ILI	Input Leakage Current		1	μA	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
I <sub>LO</sub>	Output Leakage Current		10	μΑ	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{IL}$	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{ILC}$	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{IH}$	Input High Voltage	0.7 V <sub>DD</sub>		V	V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{IHC}$	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{OLF}$	Flash Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{OHF}$	Flash Output High Voltage	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{OLS}$	SRAM Output Low Voltage		0.4	V	IOL =1 mA, V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{\text{OHS}}$	SRAM Output High Voltage	2.2		V	IOH =-500 μA, V <sub>DD</sub> =V <sub>DD</sub> Min

<sup>1.</sup> I<sub>DD</sub> active while Erase or Program is in progress.

## TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> 1	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> 1	Power-up to Program/Erase Operation	100	μs
			T6.0 1230

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

## TABLE 7: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	12 pF

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

## TABLE 8: FLASH RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T8.0 1230

T7.0 1230

T5.0 1230

©2003 Silicon Storage Technology, Inc. S71230-00-000 12

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



## **AC CHARACTERISTICS**

TABLE 9: SRAM READ CYCLE TIMING PARAMETERS

		SST32HF	x1/x1C-70	SST32HF	x1/x1C-90	
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RCS</sub>	Read Cycle Time	70		90		ns
T <sub>AAS</sub>	Address Access Time		70		90	ns
T <sub>BES</sub>	Bank Enable Access Time		70		90	ns
T <sub>OES</sub>	Output Enable Access Time		35		45	ns
T <sub>BYES</sub>	UBS#, LBS# Access Time		70		90	ns
T <sub>BLZS</sub> <sup>1</sup>	BES# to Active Output	0		0		ns
T <sub>OLZS</sub> <sup>1</sup>	Output Enable to Active Output	0		0		ns
T <sub>BYLZS</sub> <sup>1</sup>	UBS#, LBS# to Active Output	0		0		ns
T <sub>BHZS</sub> <sup>1</sup>	BES# to High-Z Output		25		35	ns
T <sub>OHZS</sub> <sup>1</sup>	Output Disable to High-Z Output	0	25	0	35	ns
T <sub>BYHZS</sub> 1	UBS#, LBS# to High-Z Output		35		45	ns
T <sub>OHS</sub>	Output Hold from Address Change	10		10		ns

T9.0 1230

TABLE 10: SRAM WRITE CYCLE TIMING PARAMETERS

	SST32HFx1/x1C-70		x1/x1C-70	SST32HFx1/x1C-90		
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>WCS</sub>	Write Cycle Time	70		90		ns
T <sub>BWS</sub>	Bank Enable to End-of-Write	60		80		ns
T <sub>AWS</sub>	Address Valid to End-of-Write	60		80		ns
T <sub>ASTS</sub>	Address Set-up Time	0		0		ns
T <sub>WPS</sub>	Write Pulse Width	60		80		ns
T <sub>WRS</sub>	Write Recovery Time	0		0		ns
T <sub>BYWS</sub>	UBS#, LBS# to End-of-Write	60		80		ns
T <sub>ODWS</sub>	Output Disable from WE# Low		30		40	ns
T <sub>OEWS</sub>	Output Enable from WE# High	0		0		ns
T <sub>DSS</sub>	Data Set-up Time	30		40		ns
T <sub>DHS</sub>	Data Hold from Write Time	0		0		ns

T10.0 1230

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

**Preliminary Specifications** 

TABLE 11: FLASH READ CYCLE TIMING PARAMETERS VDD = 2.7-3.6V

		SST32HFx1/x1C-70		SST32HFx1/x1C-90		
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		90		ns
$T_CE$	Chip Enable Access Time		70		90	ns
$T_{AA}$	Address Access Time		70		90	ns
$T_OE$	Output Enable Access Time		35		45	ns
$T_{BLZ}^1$	BEF# Low to Active Output	0		0		ns
$T_{OLZ}^{1}$	OE# Low to Active Output	0		0		ns
$T_{BHZ}^{1}$	BEF# High to High-Z Output		20		30	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		20		30	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		0		ns

T11.0 1230

TABLE 12: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		10	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
T <sub>BS</sub>	WE# and BEF# Setup Time	0		ns
T <sub>BH</sub>	WE# and BEF# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
$T_BP$	BEF# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>BPH</sub> <sup>1</sup>	BEF# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> <sup>1</sup>	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase Chip-Erase		50	ms


T12.0 1230

14

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.






Note:  $A_{MSS} = Most Significant SRAM Address$  $A_{MSS} = A_{17}$  for SST32HF324x and  $A_{18}$  for SST32HF328x

FIGURE 3: SRAM READ CYCLE TIMING DIAGRAM






**Note:** 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.

- 2. If BES1# goes Low or BES2 goes high coincident with or after WE# goes Low, the output will remain at high impedance. If BES1# goes High or BES2 goes low coincident with or before WE# goes High, the output will remain at high impedance. Because D<sub>IN</sub> signals may be in the output state at this time, input signals of reverse polarity must not be applied.
- 3. A<sub>MSS</sub> = Most Significant SRAM Address A<sub>MSS</sub> = A<sub>17</sub> for SST32HF324xx and A<sub>18</sub> for SST32HF328x

FIGURE 4: SRAM WRITE CYCLE TIMING DIAGRAM (WE# CONTROLLED)1






- Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.
  - 2. Because D<sub>IN</sub> signals may be in the output state at this time, input signals of reverse polarity must not be applied.
  - 3. A<sub>MSS</sub> = Most Significant SRAM Address

 $A_{MSS} = A_{17}$  for SST32HF324x and  $A_{18}$  for SST32HF328x


FIGURE 5: SRAM WRITE CYCLE TIMING DIAGRAM (UBS#, LBS# CONTROLLED)1





**Note:**  $A_{MSF} = Most Significant Flash Address <math>A_{MSF} = A_{20}$  for SST32HF32xx


FIGURE 6: FLASH READ CYCLE TIMING DIAGRAM



**Note:**  $A_{MSF} = Most Significant Flash Address <math>A_{MSF} = A_{20}$  for SST32HF32xx


FIGURE 7: FLASH WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM





**Note:**  $A_{MSF} = Most Significant Flash Address <math>A_{MSF} = A_{20}$  for SST32HF32xx


FIGURE 8: BEF# CONTROLLED FLASH PROGRAM CYCLE TIMING DIAGRAM



Note:  $A_{MSF} = Most Significant Flash Address$  $A_{MSF} = A_{20} \text{ for SST32HF32xx}$ 


FIGURE 9: FLASH DATA# POLLING TIMING DIAGRAM





Note:  $A_{MSF} = Most Significant Flash Address$  $A_{MSF} = A_{20} \text{ for SST32HF32xx}$ 

FIGURE 10: FLASH TOGGLE BIT TIMING DIAGRAM



Note: A<sub>MSF</sub> = Most Significant Flash Address

 $A_{MSF} = A_{20}$  for SST32HF32xx


This device also supports BEF# controlled Chip-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 12.)

X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

FIGURE 11: WE# CONTROLLED FLASH CHIP-ERASE TIMING DIAGRAM





Note: A<sub>MSF</sub> = Most Significant Flash Address

 $A_{MSF} = A_{20}$  for SST32HF32xx


This device also supports BEF# controlled Block-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 12.)

BA<sub>X</sub> = Block Address

X can be  $V_{IL}$  or  $V_{IH}$  but no other value.

FIGURE 12: WE# CONTROLLED FLASH BLOCK-ERASE TIMING DIAGRAM



Note: A<sub>MSF</sub> = Most Significant Flash Address

 $A_{MSF} = A_{20}$  for SST32HF32xx

This device also supports BEF# controlled Sector-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 12.)

SA<sub>X</sub> = Sector Address

X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

FIGURE 13: WE# CONTROLLED FLASH SECTOR-ERASE TIMING DIAGRAM








FIGURE 14: SOFTWARE ID ENTRY AND READ



Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value. Device ID - See Table 1 on page 5

FIGURE 15: SOFTWARE ID





Note: A<sub>MSF</sub> = Most Significant Flash Address


 $A_{MSF} = A_{20}$  for SST32HF32xx

WP# must be held in proper logic state ( $V_{IL}$  or  $V_{IH}$ ) 1  $\mu s$  prior to and 1  $\mu s$  after the command sequence.

X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

FIGURE 16: FLASH SEC ID ENTRY

### **Preliminary Specifications**



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

Note: V<sub>IT</sub> - V<sub>INPUT</sub> Test V<sub>OT</sub> - V<sub>OUTPUT</sub> Test V<sub>IHT</sub> - V<sub>INPUT</sub> HIGH Test V<sub>ILT</sub> - V<sub>INPUT</sub> LOW Test

FIGURE 17: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 18: A TEST LOAD EXAMPLE






FIGURE 19: WORD-PROGRAM ALGORITHM






FIGURE 20: WAIT OPTIONS






FIGURE 21: SOFTWARE ID COMMAND SEQUENCE






FIGURE 22: ERASE COMMAND SEQUENCE







FIGURE 23: CONCURRENT OPERATION FLOWCHART



#### PRODUCT ORDERING INFORMATION



No SRAM and 2 Mbit SRAM options not currently planned.
 However, if business conditions merit, these devices could go into production. Contact your SST sales representative for availability.



**Preliminary Specifications** 

#### Valid combinations for SST32HF324

SST32HF324-70-4C-BFS	SST32HF324-70-4C-LS	SST32HF324-70-4C-LFS
SST32HF324-90-4C-BFS	SST32HF324-90-4C-LS	SST32HF324-90-4C-LFS
SST32HF324-70-4E-BFS	SST32HF324-70-4E-LS	SST32HF324-70-4E-LFS
SST32HF324-90-4F-BFS	SST32HF324-90-4F-LS	SST32HF324-90-4F-LFS

#### Valid combinations for SST32HF324C

SST32HF324C-70-4C-BFS SST	32HF324C-70-4C-LS	SST32HF324C-70-4C-LFS
SST32HF324C-90-4C-BFS SST	32HF324C-90-4C-LS	SST32HF324C-90-4C-LFS
SST32HF324C-70-4E-BFS SST	32HF324C-70-4E-LS	SST32HF324C-70-4E-LFS
SST32HF324C-90-4E-BFS_SST	32HF324C-90-4F-LS	SST32HF324C-90-4E-LFS

#### Valid combinations for SST32HF328

SST32HF328-70-4C-BFS	SST32HF328-70-4C-LS	SST32HF328-70-4C-LFS
SST32HF328-90-4C-BFS	SST32HF328-90-4C-LS	SST32HF328-90-4C-LFS
SST32HF328-70-4E-BFS	SST32HF328-70-4E-LS	SST32HF328-70-4E-LFS
SST32HF328-90-4E-BFS	SST32HF328-90-4E-LS	SST32HF328-90-4E-LFS

#### Valid combinations for SST32HF328C


SST32HF328C-70-4C-BFS SST32HF328C-70-4C-LS	SST32HF328C-70-4C-LFS
SST32HF328C-90-4C-BFS SST32HF328C-90-4C-LS	SST32HF328C-90-4C-LFS
SST32HF328C-70-4E-BFS SST32HF328C-70-4E-LS	SST32HF328C-70-4E-LFS
SST32HF328C-90-4E-BFS SST32HF328C-90-4E-LS	SST32HF328C-90-4E-LFS

Note: Valid combinations are those products in mass production or will be in mass production.

A BGA package with a height of 1.2mm is not currently planned. However, if business conditions merit, these devices could go into production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




## **PACKAGING DIAGRAMS**




63-BALL THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (TFBGA) 8MM X 10MM SST PACKAGE CODE: BFS





62-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM SST PACKAGE CODE: LS





63-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM SST PACKAGE CODE: LFS

**TABLE 13: REVISION HISTORY** 

Number	Description	
00	Initial Release	Jul 2003

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com