



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MCM6810

128 × 8-BIT STATIC RANDOM ACCESS MEMORY

The MCM6810 is a byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.


The memory is compatible with the M6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional Three-State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 450 ns — MCM6810
360 ns — MCM68A10
250 ns — MCM68B10


MOS

(N-CHANNEL, SILICON-GATE)


128 × 8-BIT STATIC RANDOM ACCESS MEMORY



P SUFFIX
PLASTIC PACKAGE
CASE 709



L SUFFIX
CERAMIC PACKAGE
CASE 716




S SUFFIX
CERDIP PACKAGE
CASE 623


ORDERING INFORMATION

Package Type	Frequency (MHz)	Temperature	Order Number
Ceramic L Suffix	1.0	0°C to 70°C	MCM6810L
	1.0	-40°C to 85°C	MCM6810CL
	1.5	0°C to 70°C	MCM68A10L
	1.5	-40°C to 85°C	MCM68A10CL
	2.0	0°C to 70°C	MCM68B10L
Plastic P Suffix	1.0	0°C to 70°C	MCM6810P
	1.0	-40°C to 85°C	MCM6810CP
	1.5	0°C to 70°C	MCM68A10P
	1.5	-40°C to 85°C	MCM68A10CP
	2.0	0°C to 70°C	MCM68B10P
Cerdip S Suffix	1.0	0°C to 70°C	MCM6810S
	1.0	-40°C to 85°C	MCM6810CS
	1.5	0°C to 70°C	MCM68A10S
	1.5	-40°C to 85°C	MCM68A10CS
	2.0	0°C to 70°C	MCM68B10S


PIN ASSIGNMENT



**MCM6810 RANDOM ACCESS MEMORY
BLOCK DIAGRAM**



**M6800 MICROCOMPUTER FAMILY
BLOCK DIAGRAM**



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range MCM6810, MCM68A10, MCM68B10 MCM6810C, MCM68A10C	T _A	T _L to T _H 0 to +70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance Ceramic Plastic Cerdip	θ _{JA}	60 120 65	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

- T_A ≡ Ambient Temperature, °C
- θ_{JA} ≡ Package Thermal Resistance, Junction-to-Ambient, °C/W
- P_D ≡ P_{INT} + P_{PORT}
- P_{INT} ≡ I_{CC} × V_{CC}, Watts — Chip Internal Power
- P_{PORT} ≡ Port Power Dissipation, Watts — User Determined

For most applications P_{PORT} ≪ P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \tag{2}$$


Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.




BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0 \text{ Vdc} \pm 5\%$, $V_{SS}=0$, $T_A=T_L$ to T_H unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	$V_{SS} + 2.0$	V_{CC}	V
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	$V_{SS} + 0.8$	V
Input Current ($A_n, R/\bar{W}, \bar{CS}_n$) ($V_{in}=0$ to 5.25 V)	I_{in}	—	2.5	μA
Output High Voltage ($I_{OH} = -205 \mu\text{A}$)	V_{OH}	2.4	—	V
Output Low Voltage ($I_{OL} = 1.6 \text{ mA}$)	V_{OL}	—	0.4	V
Output Leakage Current (Three-State) ($CS=0.8 \text{ V}$ or $\bar{CS}=2.0 \text{ V}$, $V_{out}=0.4 \text{ V}$ to 2.4 V)	I_{TSI}	—	10	μA
Supply Current ($V_{CC}=5.25 \text{ V}$, All Other Pins Grounded)	I_{CC}	—	80	mA
		1.0 MHz	—	
		1.5, 2.0 MHz	100	
Input Capacitance ($A_n, R/\bar{W}, CS_n, \bar{CS}_n$) ($V_{in}=0$, $T_A=25^\circ\text{C}$, $f=1.0 \text{ MHz}$)	C_{in}	—	7.5	pF
Output Capacitance (D_n) ($V_{out}=0$, $T_A=25^\circ\text{C}$, $f=1.0 \text{ MHz}$, $CS_0=0$)	C_{out}	—	12.5	pF

AC TEST LOAD



*Includes Jig Capacitance




AC OPERATING CONDITIONS AND CHARACTERISTICS

READ CYCLE ($V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted.)

Characteristic	Symbol	MCM6810		MCM68A10		MCM68B10		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{cyc(R)}$	450	—	360	—	250	—	ns
Access Time	t_{acc}	—	450	—	360	—	250	ns
Address Setup Time	t_{AS}	20	—	20	—	20	—	ns
Address Hold Time	t_{AH}	0	—	0	—	0	—	ns
Data Delay Time (Read)	t_{DDR}	—	230	—	220	—	180	ns
Read to Select Delay Time	t_{RCS}	0	—	0	—	0	—	ns
Data Hold from Address	t_{DHA}	10	—	10	—	10	—	ns
Output Hold Time	t_H	10	—	10	—	10	—	ns
Data Hold from Read	t_{DHR}	10	80	10	60	10	60	ns
Read Hold from Chip Select	t_{RH}	0	—	0	—	0	—	ns

READ CYCLE TIMING



NOTES:

1. Voltage levels shown are $V_L \leq 0.4\text{ V}$, $V_H \geq 2.4\text{ V}$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
3. CS and CS-bar have same timing.


= Don't Care



WRITE CYCLE ($V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted.)


Characteristic	Symbol	MCM6810		MCM68A10		MCM68B10		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{cyc(W)}$	450	—	360	—	250	—	ns
Address Setup Time	t_{AS}	20	—	20	—	20	—	ns
Address Hold Time	t_{AH}	0	—	0	—	0	—	ns
Chip Select Pulse Width	t_{CS}	300	—	250	—	210	—	ns
Write to Chip Select Delay Time	t_{WCS}	0	—	0	—	0	—	ns
Data Setup Time (Write)	t_{DSW}	190	—	80	—	60	—	ns
Input Hold Time	t_H	10	—	10	—	10	—	ns
Write Hold Time from Chip Select	t_{WH}	0	—	0	—	0	—	ns

WRITE CYCLE TIMING



NOTES:

1. Voltage levels shown are $V_L \leq 0.4\text{ V}$, $V_H \geq 2.4\text{ V}$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
3. CS and CS-bar have same timing.

 = Don't Care




PACKAGE DIMENSIONS

NOTES:

- LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (DIM. "D")
- DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

CASE 709-02
(PLASTIC)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.37	32.13	1.235	1.265
B	13.72	14.22	0.540	0.560
C	4.57	5.08	0.180	0.200
D	0.36	0.51	0.014	0.020
F	1.02	1.52	0.040	0.060
G	2.41	2.67	0.095	0.105
H	1.78	2.03	0.070	0.080
J	0.20	0.30	0.008	0.012
K	3.05	3.56	0.120	0.140
L	14.73	15.24	0.580	0.600
M	0°	10°	0°	10°
N	0.51	1.02	0.020	0.040




CASE 716-06
(CERAMIC)

NOTE:

- LEADS TRUE POSITIONED WITHIN 0.25mm (0.010) DIA (AT SEATING PLANE) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	29.97	30.99	1.180	1.220
B	14.88	15.62	0.585	0.615
C	3.05	4.19	0.120	0.165
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	2.54	4.19	0.100	0.165
L	14.88	15.37	0.585	0.605
M	--	10°	--	10°
N	0.51	1.52	0.020	0.060




CASE 623-03
(CERDIP)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.24	32.77	1.230	1.290
B	12.70	15.49	0.500	0.610
C	4.06	5.59	0.160	0.220
D	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	2.29	4.06	0.090	0.160
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.27	0.020	0.050


NOTES:

- DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL)



This page intentionally left blank.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MOTOROLA

A14500-3 PRINTED IN USA (1993) MPS/POD

MCM6810/D

