




2.5V 512K x 32/36 pipeline burst synchronous SRAM

Features


- Organization: 524,288 words x 32/36 bits
- Fast clock speeds to 200MHz in LVTTTL/LVCMOS
- Fast clock to data access: 3.0/3.5/4.0 ns
- Fast  $\overline{OE}$  access time: 3.0/3.5/4.0 ns
- Fully synchronous register-to-register operation
- Single register "Flow-through" mode
- Single-cycle deselect
- Dual-cycle deselect also available ( AS7C25512PFD32A/ AS7C25512PFD36A)
- Pentium®\* compatible architecture and timing
- Asynchronous output enable control
- 100-pin TQFP package
- 119-Ball BGA (7 x 17 Ball Grid Array Package)
- Byte write enables
- Multiple chip enables for easy expansion
- 2.5V core power supply
- 2.5V I/O operation
- NTD™\* pipeline architecture available (AS7C25512NTD32A/ AS7C25512NTD36A)

\* Pentium® is a registered trademark of Intel Corporation. NTD™ is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.

Logic Block Diagram:



Pin Arrangements:



Note: Pins 1,30,51,80 are NC for x32

Selection guide	-200	-166	-100	Units
Minimum cycle time	5	6	10	ns
Maximum clock frequency	200	166	100	MHz
Maximum pipelined clock access time	3.0	3.5	4.0	ns
Maximum operating current	280	230	150	mA
Maximum standby current	100	70	50	mA
Maximum CMOS standby current (DC)	30	30	30	mA



## Pin Configuration

119 BGA Top View

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	A	A	$\overline{\text{ADSP}}$	A	A	V <sub>DDQ</sub>
B	NC	A	A	$\overline{\text{ADSC}}$	A	A	NC
C	$\overline{\text{FT}}$	A	A	V <sub>DD</sub>	A	A	NC
D	DQc	DQPc	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQpb	DQb
E	DQc	DQc	V <sub>SS</sub>	$\overline{\text{CE0}}$	V <sub>SS</sub>	DQb	DQb
F	V <sub>DDQ</sub>	DQc	V <sub>SS</sub>	$\overline{\text{OE}}$	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
G	DQc	DQc	$\overline{\text{BWC}}$	$\overline{\text{ADV}}$	$\overline{\text{BWb}}$	DQb	DQb
H	DQc	DQc	V <sub>SS</sub>	$\overline{\text{GWE}}$	V <sub>SS</sub>	DQb	DQb
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	VDD	V <sub>DDQ</sub>
K	DQd	DQd	V <sub>SS</sub>	CLK	VSS	DQa	DQa
L	DQd	DQd	$\overline{\text{BWd}}$	NC	$\overline{\text{BWa}}$	DQa	DQa
M	V <sub>DDQ</sub>	DQd	V <sub>SS</sub>	$\overline{\text{BWE}}$	V <sub>SS</sub>	DQa	V <sub>DDQ</sub>
N	DQd	DQd	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQa	DQa
P	DQd	DQpd	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQPa	DQa
R	NC	A	$\overline{\text{LBO}}$	V <sub>DD</sub>	V <sub>DD</sub>	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

Note: For P/N AS7C25512PFS32A, 4 of the I/O Pins must be left open (N.C.)