


Digital Delay Units

SERIES DDU-11H

5 Taps ECL Interfaced



Features:

- Input & Output Buffered
- 5 Equally Spaced Taps
- Fits in Standard 16 Pins DIP

Specifications:

- Total Delay Tolerance: $\pm 5\%$ or better, or 2 ns whichever is greater.
- No. Taps: 5 equally spaced.
- Rise-time: 2 ns typical.
- Supply voltage: $-5\text{ Vdc} \pm 5\%$.
- Operating Temperature: -30°C to 85°C .
- Power Dissipation: $-200\text{ mw typ. (no load)}$.
- Temperature coefficient: $100\text{ PPM}/^\circ\text{C}$.
- DC Parameters: See ECL-10KH Logic Table on Page 6.

Part No.	Total Delay (ns)	Delay Tap (ns)
* DDU-11H-4	2	.5 \pm .3
* DDU-11H-5	4	1 \pm .3
* DDU-11H-8	6	1.5 \pm .4
DDU-11H-10	10	2 \pm .4
DDU-11H-20	20	4 \pm .5
DDU-11H-25	25	5 \pm 1.0
DDU-11H-50	50	10 \pm 2.0
DDU-11H-75	75	15 \pm 2.0
DDU-11H-100	100	20 \pm 2.0
DDU-11H-150	150	30 \pm 2.0
DDU-11H-200	200	40 \pm 2.0
DDU-11H-250	250	50 \pm 2.5
DDU-11H-300	300	60 \pm 3.0
DDU-11H-400	400	80 \pm 4.0
DDU-11H-500	500	100 \pm 5.0

*Time delay measurements referenced to 1st tap.
1.5 ns \pm 1 ns inherent delay.

Test Conditions:

- Input pulse-width: 150% of total delay.
- Input pulse rise-time: $\leq 6\text{ ns}$.
- Input pulse voltage: $-.7\text{V}$
- Rise-time measured from 20% to 80% of leading edge.
- Delay time measured at 50% of leading edge.
- All measurements taken ($V_{EE} = -5.2\text{V}$ and $T_A = 25^\circ\text{C}$).
- Unless otherwise specified, all time-delays are referenced to the input pin.

