

8K x 8 16K x 8 CMOS CMOS DUAL-PORT STATIC RAM MODULE (MASTER)

IDT7M134S IDT7M135S

FEATURES:

- High-density 64K/128K CMOS Dual-Port RAM modules
- 16K x 8 (IDT7M135) or 8K x 8 (IDT7M134)option
- · Fully asynchronous read/write operation from either port
- · Fast access time
 - commercial: 30ns (max.)
 - military: 40ns (max.)
- Low power consumption
- · On-chip port arbitration logic
- BUSY flags
- Single 5V (±10%) power supply
- Dual Vcc and GND pins for maximum noise immunity
- On-chip pull up resistors for open-drain BUSY flag option
- Inputs and outputs directly TTL-compatible

DESCRIPTION:

The IDT7M134/IDT7M135 are 64K/128K high-speed CMOS Dual-Port static RAM modules constructed on a multi-layered ceramic substrate using four IDT7132 2K x 8 dual-port static RAMs (IDT7M134) or eight IDT7132 dual-port static RAMs (IDT7M135) in leadless chip carriers. Dual-port function is achieved by utilization of the two on-board IDT54/IDT74FCT138 decoder circuits that interpret the higher order addresses AL11-13 and AR11-13 to select one of the eight 2K x 8 dual-port static RAMs. (On IDT7M134 8K x 8

option, AL13 and AR13 need to be externally grounded and the selection becomes one of the four 2K x 8 dual-port static RAMs). Extremely high speeds are achieved in this fashion due to the use of the IDT7132 dual-port static RAM, fabricated in IDT's high-performance CEMOS™ technology.

The IDT7M134/IDT7M135 provide two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in the memory. The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. The on-chip arbitration logic will determine which port has access and sets the BUSY flag of the delayed port. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. The delayed port will have access when BUSY goes high (inactive).

The IDT7M134/IDT7M135 are available with access times as fast as 30ns commercial and 40ns military temperature range, with operating power consumption of only 2.1W/3.5W (max.). The module also offers a standby power mode of 1.4W/2.8W (max.) and a full standby mode of 660mW/1.3W (max.).

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION (2)

GND

PIN NAMES

Left Port	Right Port	Names
AoL-A13L	AOR-A13R	Address
1/OoL-107L	I/OoR-I/O7R	Data Input/Output
<u>CS</u> L	CSR	Chip Select
R/₩L	R/₩n	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
BUSYL	BUSYR	BUSY Flag (Open Drain)
R270L	R270R	PULL-UP Resistors for Open-drain BUSY Flag option
Vcc	Vcc	Power
GND	GND	Ground

NOTES:

- On 8K x 8 IDT7M134 option A13L and A13R need to be externally connected to ground for proper operation.
- 2. For module dimensions, please refer to module drawing M12 in the packaging section.

2686 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.

TOP VIEW

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990


©1990 Integrated Device Technology, Inc.

8.1-

DSC-7023/1


8

FUNCTIONAL BLOCK DIAGRAMS IDT7M135 (16K x 8)



2686 drw 02

IDT7M134 (8K x 8)



2686 drw 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout.	DC Output Current	50	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0V ± 10%
Commercial	0°C to +70°C	οv	5.0V ± 10%

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		8.0	٧

NOTE:

1. $V_{IL} = -3.0V$ for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS(4)

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	IDT7M134S n. Typ. ⁽¹⁾ Max.			DT7M13! Typ. ⁽¹⁾		Unit
JILiJ	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc			15	<u> </u>	_	20	μА
ILO	Output Leakage Current	CS = VIH, VOUT = 0V to VCC	_		15		_	20	μΑ
ViH	Input High Voltage	_	2.2		6.0	2.2	_	6.0	٧
VIL	Input Low Voltage		-1.0 ⁽²⁾	_	0.8	-1.0 ⁽²⁾	_	0.8	٧
lcc	Dynamic Operating Current (Both Ports Active)	CS = Vil., Outputs Open, f = fMAX	_	190	380		320	640	mA
ls 8	Standby Current (Both Ports Standby)	CSL and CSR ≥ VIH, Vcc = Max., Both Ports Output Open	_	130	260	_	260	520	mA
ISB1	Standby Current (One Port Standby)	CSL or CSR ≥VIH, Vcc = Max. Active Port Outputs Open	_	160	320	_	290	580	mA
ISB2	Full Standby Current (Both Ports Full Standby)	Both Ports CSL and CEn ≥ Vcc -0.2V VIN ≥ Vcc -0.2V or VIN ≤ 0.2V	_	4	120 ⁽³⁾	_	10 2	.40 ⁽³⁾	mA
Vol	Output Low Voltage (I/Oo-I/O7)	IOL = 4mA, VCC = 4.5V IOL = 8mA, VCC = 4.5V	_	_	0.4 0.5	_	_	0.4 0.5	> >
VOL	Open Drain Output Low Voltage (BUSY)	IOL = 16mA, VCC = 4.5V	_	_	0.5	_	_	0.5	٧
Voн	Output High Voltage	IOH = -4mA, VCC = 4.5V	2.4	_	_	2.4			٧

- 1. Vcc = 5V, TA = +25°C.
- 2. VIL min. = -3.0V for pulse width less than 20ns.
- 3. ISB2 max. of IDT7M134/IDT7M135 at commercial temperature = 80mA/150mA.
- 4. For tAA = 30, 35, 40ns versions all D.C. parameters are preliminary only.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3




Figure 1. Output Load




Figure 2. Output Load (for tcHz, tcLz, toHz, toLz, twHz, tow)




Figure 3. BUSY Output Load

2686 drw 04

* Including scope and jig. 30pF for fast speed versions. Consult factory for further details.

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$

					34S35 35S35		34S40 35S40		34S45 35S45	
		(Com'	(Com'l. Only)		l. Only)			7		
Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ C	YCLE									
tRC	Read Cycle Time	30		35		40		45		ns
taa	Address Access Time		30		35		40		45	ns
tacs	Chip Select Access Time		30		35		40		45	ns
toe	Output Enable Access Time		15		20	_	25		30	ns
ton	Output Hold From Address Change	0	_	0		0		0		ns
tcLZ ⁽¹⁾	Chip Select to Output in Low Z	5		5	_	5		10		ns
tCHZ ⁽¹⁾	Chip Select to Output in High Z	_	10		15		15		20	ns
tonz(1)	Output Enable to Output in High Z		10		15		15		30	ns
toLZ ⁽¹⁾	Output Enable to Output in Low Z	5		5		5	_	5		ns
teu ⁽¹⁾	Chip Select to Power Up Time	0		0		0	_	0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	<u> </u>	50		50		50	_	50	ns
WRITE C	YCLE									
twc	Write Cycle Time	30	_	35		40	_	45		ns
tcw	Chip Select to End of Write	25	_	30	_	35	_	40		ns
taw	Address Valid to End of Write	25	_	30	_	35		40	_	ns
t aș	Address Set-up Time	0		0	_	0	_	0	_	ns
twp	Write Pulse Width	20	_	25	_	30		35		ns
twn	Write Recovery Time	0	_	0	_	0	_	5	_	ns
tow	Data Valid to End of Write	20		20	_	22	_	25	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	5		ns
1 0HZ ⁽¹⁾	Output Enable to Output in High Z		10		15		15	-	20	ns
twHZ ⁽¹⁾	Write Enabled to Output in High Z	—	10	_	15	_	15		20	ns
tow ⁽¹⁾	Output Active From End of Write	0	_	0	_	0	_	0		ns
BUSY TII	MING									
t BAA	BUSY Access Time to Address	I —	35	_	35		40	ı	40	ns
tBDA	BUSY Disable Time to Address	_	30	_	35	_	35	_	35	ns
tBAC	BUSY Access Time to Chip Select	_	30	_	35		35	_	40	ns
tBDC	BUSY Disable Time to Chip Select		30		30		30		35	ns
tBDD	BUSY Disable to Valid Data	_	20		25		30	_	30	ns
twod	Write Pulse to Data Delay	_	50	_	55		60	_	65	ns
tDDD	Write Data Valid to Read Data	<u> </u>	25	_	30		35	_	40	ns
taps	Arbitration Priority Set-up Time	10		10		10		10		ns

^{1.} This parameter is guaranteed by design, but not tested.

AC ELECTRICAL CHARACTERISTICS (Continued)

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$

			34S50 35S50		34S60 35S60		34S70 35S70				34S100 35S100	
		וואווטון	10,100,000			Only)	(Mil.	Only)	(Mil.	Only)		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ C	(CLE											
tRC	Read Cycle Time	50		60		70		90	_=_	100		ns
taa	Address Access Time		50		60		70	_=_	90		100	ns
tACs	Chip Select Access Time		50		60		70		90		100	ns
tOE	Output Enable Access Time		35		40		40		45		50	ns
ton	Output Hold From Address Change	0		0		5		10		10		ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	10		10		10		15		15		ns
tCHZ ⁽¹⁾	Chip Select to Output in High Z		25		35	<u> </u>	35		45		50	ns
toHZ ⁽¹⁾	Output Enable to Output in High Z		40		40	<u> </u>	30_	_	40	<u> </u>	40	ns
toLZ ⁽¹⁾	Output Enable to Output in Low Z	5		5		5		5		5		ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	_	0		0		0		0		ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	<u> </u>	50		50		50		50		50	ns
WRITE C	YCLE					, ——-						
twc	Write Cycle Time	50		60		70		90		100		ns
tcw	Chip Select to End of Write	45	_	50		60		80		95		ns
taw	Address Valid to End of Write	45		50		60		80		95		ns
tas	Address Set-up Time	0		0		0		0		0		ns
twp	Write Pulse Width	40		45		45		50		55		ns
twr	Write Recovery Time	5		5		5		5		5		ns
tow	Data Valid to End of Write	25		25		30		40		40		ns
tDH	Data Hold Time	5	_	5	_	10		10		10		ns
toHZ ⁽¹⁾	Output Enable to Output in High Z	_	25	_	35		35		40	<u> </u>	40	ns
twnz ⁽¹⁾	Write Enabled to Output in High Z	_	25	<u> </u>	35	<u> </u>	35		40	1-	40	ns
tow ⁽¹⁾	Output Active From End of Write	0	_	0	_	0		0		0		ns
BUSÝ T	IMING											
tBAA	BUSY Access Time to Address	_	40	T	45		45		45	 -	50	ns
tBDA	BUSY Disable Time to Address		40	Τ	45	_	45	<u>l – </u>	45	1-	50	ns
tBAC	BUSY Access Time to Chip Select	_	40	_	40		40	<u> </u>	40		50	ns
tBDC	BUSY Disable Time to Chip Select	_	35	_	35	_	35		35	<u> </u>	50	ns
tBDD	BUSY Disable to Valid Data	T	35	_	40	T -	50		50		60	ns
twop	Write Pulse to Data Delay	T _	75	_	85	T -	90	-	100	-	120	กร
toop	Write Data Valid to Read Data	 	50	1 =	60	1 =	70	T	80	T -	100	ns
		10		10		10		10		10		ns
taps	Arbitration Priority Set-up Time	1				1						_

^{1.} This parameter is guaranteed by design, but not tested.


CAPACITANCE^(1,2) (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	IDT7M134S	IDT7M135S	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	50	95	pF
CIN(A)	Input Capacitance (Address)	VIN = 0V	50	100	pF
CIN(C)	Input Capacitance (CS)	VIN = 0V	14	14	pF
CIN(C)	Input Capacitance (BUSY, OE)	VIN = 0V	50	95	pF
CIN(C)	Input Capacitance (R/W)	VIN = 0V	50	95	pF
Соит	Output Capacitance	Vout = 0V	.50	95	pF


NOTES

- 1. This parameter is guaranteed by design but not tested.
- 2. Typical values.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,6)




TIMING WAVEFORM OF READ CYCLE NO. 2 EITHER SIDE(1,3)




- 1. R/W is high for Read Cycles.
- Device is continuously enabled, CS = VIL.
- 3. Addresses valid prior to or coincident with CS transition low.
- 4. If CS goes high simultaneously with R/W high, the outputs remain in the high impedance state.
- 5. CSL = CSR ≤ VIL
- 6. OE = VIL
- 7. R/W = VIH during address transition.
- 8. Transition is measured at +500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 9. For SLAVE port (IDT7M144/IDT7M145) only.
- 10. Port-to-port delay through RAM cells from writing port to reading port.
- 11. This parameter guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ $\overline{ m W}$ CONTROLLED TIMING) $^{(1,2,3,7)}$




TIMING WAVEFORM OF WRITE CYCLE NO. 2 $(\overline{\text{CS}}\ \text{CONTROLLED}\ \text{TIMING})^{(1,2,3,5)}$



- R/W or CS must be high during all address transitions
- 2. A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and a low $\overline{\text{R/W}}$.
- 3. twn is measured from the earlier of \overline{CS} or R/\overline{W} going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
 If the CS low transition occurs simultaneously with or after the R/W low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- During a R/W controlled write cycle, write pulse (twp > twz + tDw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CS ARBITRATION

CSL VALID FIRST:




TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽⁵⁾

LEFT ADDRESS VALID FIRST:




RIGHT ADDRESS VALID FIRST:




- R/W is high for Read Cycles.
- Device is continuously enabled, $\overline{CS} = VIL$ Addresses valid prior to or coincident with \overline{CS} transition low.
- If $\overline{\text{CS}}$ goes high simultaneously with R/\overline{W} high, the outputs remain in the high impedance state.

- 4. If OS guest fight simulations of the control of
- Transition is measured at +500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- For SLAVE port (IDT7M144/IDT7M145) only.
- 10. Port-to-port delay through RAM cells from writing port to reading port.
- 11. This parameter guaranteed by design, but not tested.

TIMING WAVEFORM OF READ WITH BUSY(5)



TIMING WAVEFORM OF WRITE WITH BUSY(5)



2686 drw 14

- R/W is high for Read Cycles.
- 2. Device is continuously enabled, CS = VIL.
- 3. Addresses valid prior to or coincident with CS transition low.
- 4. If $\overline{\text{CS}}$ goes high simultaneously with $\mathbb{R}/\overline{\mathbb{W}}$ high, the outputs remain in the high impedance state.
- 5. CSL = CSR ≤ VIL
- 6. $\overrightarrow{OE} = VIL$ 7. $\overrightarrow{RVW} = VIH$ during address transition.
- Transition is measured at +500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 9. For SLAVE port (IDT7M144/IDT7M145) only.
- 10. Port-to-port delay through RAM cells from writing port to reading port
- 11. This parameter guaranteed by design, but not tested.

Ω

FUNCTIONAL DESCRIPTION

The IDT7M134/IDT7M135 provide two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7M134/IDT7M135 have an automatic power down fearure controlled by $\overline{\text{CS}}$. The $\overline{\text{CS}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CS}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip select match down to 10ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and set the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CS} , on-chip control logic arbitrates between \overline{CSL} and \overline{CSR} for access; or (2) if the \overline{CSS} are low before

an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III, Address Arbitration). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port oranted access complete its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port static RAM system implies that several modules will be active at the same time. If each module includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "busy lock-out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port static RAMs in width, the writing of the SLAVE modules must be delayed until after the BUSY input has settled. Otherwise, the SLAVE module may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems when more than one module is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TRUTH TABLES

TABLE I — NON-CONTENTION READ/WRITE CONTROL, LEFT OR RIGHT PORT⁽¹⁾

R/W	CS	ŌĒ	I/O0-7	FUNCTION
х	Н	Χ.	Z	Port Disabled and in Power Down Mode, IsB
×	Н	×	Z	CSR = CSL = H, Power Down Mode, ISB or ISB2
L	L	×	DATAIN	Data on Port Written into Memory ⁽²⁾
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾
Н	L	Н	Z	High Impedance Outputs

- 1. AoL-A13L≠A0R-A13R
- If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see twop and Toop timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE III — ARBITRATION

LEF1	PORT	RIGH	T PORT	FLA	GS ⁽¹⁾	
CSL	AoL-A13L	CSR	AoL-A13R	BUSYL	BUSYR	FUNCTION
Н	X	Н	Х	Н	Н	No Contention
L	Any	Н	Х	Н	Н	No Contention
Н	X	Ĺ	Any	Н	Н	No Contention
L	≠AoR-A13R	L	≠A0L-A13L	Н	Н	No Contention
ADDRESS ARI	BITRATION WITH	S LOW BEFOR	E ADDRESS MATO	CH		
L	LV10R	L	LV10R	н	L	Left-Port Wins
L	RV10L	L	LV10L	L	Н	Right-Port Wins
L	Same	Ĺ	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CS ARBITRAT	ION WITH ADDRES	SS MATCH BEF	ORE CS			
LL10R	= A0R-A13R	LL10R	= A0L-A13L	Н	L	Left-Port Wins
RL10L	= A0R-A13R	RL10R	= AoL-A13L	L	Н	Right-Port Wins
LW10R	= A0R-A13R	LW10R	= A0L-A13L	Н	L	Arbitration Resolved
LW10R	= A0R-A13R	LW10R	= A0L-A13L	L	Н	Arbitration Resolved

NOTE:


LV10R = Left Address Valid ≥ 10ns before Right Address.

RV10L = Right Address Valid ≥ 10ns before Left Address.

LL10R = Left CS = LOW ≥ 10ns before Right CS.
RL10L = Right CS = LOW ≥ 10ns before left CS.

LW10R = Left and Right CS = LOW within 10ns of each other.

ORDERING INFORMATION



2686 drw 15

^{1.} X = DON'T CARE, L = LOW, H = HIGH, Same = Left and Right Addresses match within 10ns of each other.