# SONY

# ICX267AL

20 pin DIP (Plastic)

# Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for B/W Cameras

# Description

The ICX267AL is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array and 1.45M effective pixels. Progressive scan allows all pixels' signals to be output independently. Also, the adoption of high frame rate readout mode supports 30 frames per second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.

#### **Features**

- Progressive scan allows individual readout of the image signals from all pixels.
- High horizontal and vertical resolution (both approx. 1024TV-lines) still image without a mechanical shutter.
- Supports high frame rate readout mode (effective 512 lines output, 30 frames/s)
- Square pixel
- Horizontal drive frequency: 28.636MHz
- No voltage adjustments
  - (reset gate and substrate bias are not adjusted.)
- High resolution, high color reproductivity, high sensitivity, low dark current
- · Low smear, excellent antiblooming characteristics
- Continuous variable-speed shutter

# Pin 1 2

Optical black position (Top view)

Pin 11

40

#### **Device Structure**

• Interline CCD image sensor

• Image size: Diagonal 8mm (Type 1/2)

• Total number of pixels: 1434 (H)  $\times$  1050 (V) approx. 1.50M pixels • Number of effective pixels: 1392 (H)  $\times$  1040 (V) approx. 1.45M pixels

• Number of active pixels: 1360 (H) × 1024 (V) approx. 1.40M pixels (7.959mm diagonal)

 $\begin{array}{ll} \bullet \mbox{ Chip size:} & 7.60\mbox{mm (H)} \times 6.20\mbox{mm (V)} \\ \bullet \mbox{ Unit cell size:} & 4.65\mbox{\mum (H)} \times 4.65\mbox{\mum (V)} \\ \end{array}$ 

Optical black: Horizontal (H) direction: Front 2 pixels, rear 40 pixels
 Vertical (V) direction: Front 8 pixels, rear 2 pixels

Number of dummy bits: Horizontal 20

Vertical 3

• Substrate material: Silicon



\* Wfine CCD is a registered trademark of Sony Corporation.

Represents a CCD adopting progressive scan, primary color filter and square pixel.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **USE RESTRICTION NOTICE (December 1, 2003 ver.)**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

### **Design for Safety**

 Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### **Export Control**

• If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

## No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### **Governing Law**


• This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

#### Other Applicable Terms and Conditions

• The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

# **Block Diagram and Pin Configuration**

(Top View)



# **Pin Description**

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vф1	Vertical register transfer clock	11	VDD	Supply voltage
2	Vф2A	Vertical register transfer clock	12	GND	GND
3	Vф2B	Vertical register transfer clock	13	φSUB	Substrate clock
4	Vфз	Vertical register transfer clock	14	NC	
5	NC		15	Сѕив	Substrate bias*1
6	NC		16	NC	
7	GND	GND	17	VL	Protective transistor bias
8	NC		18	φRG	Reset gate clock
9	GND	GND	19	Нф1	Horizontal register transfer clock
10	Vouт	Signal output	20	Нф2	Horizontal register transfer clock

 $<sup>^{*1}</sup>$  DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of  $0.1\mu F$ .

# **Absolute Maximum Ratings**

	Item	Ratings	Unit	Remarks
	VDD, VOUT, φRG – φSUB	-40 to +10	V	
	Vφ2A, Vφ2B – φSUB	-50 to +15	V	
Against	$V\phi_1$ , $V\phi_3$ , $V_L - \phi SUB$	-50 to +0.3	V	
	Hφ1, Hφ2, GND – φSUB	-40 to +0.3	V	
	Csub - $\phi$ SUB	–25 to	V	
	VDD, VOUT, φRG, CSUB – GND	-0.3 to +18	V	
Against GND	Vφ1, Vφ2A, Vφ2B, Vφ3 – GND	-10 to +18	V	
	Hφ1, Hφ2 − GND	-10 to +15	V	
Against V	Vφ2A, Vφ2B – VL	-0.3 to +28	V	
Against V∟	Vφ1, Vφ3, Hφ1, Hφ2, GND – VL	-0.3 to +15	V	
	Voltage difference between vertical clock input pins	to +15	V	*1
Between input clock pins	Hφ1 – Hφ2	-16 to +16	V	
Total pino	Hφ1, Hφ2 – Vφ3	-16 to +16	V	
Storage temper	rature	-30 to +80	°C	
Operating temp	perature	-10 to +60	°C	

 $<sup>^{*1}\,</sup>$  +24V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

<sup>+16</sup>V (Max.) is guaranteed for turning on or off power supply.

# **Bias Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Power Supply voltage	VDD	14.55	15.0	15.45	V	
Protective transistor bias	VL		*1			
Substrate clock	φSUB		*2			
Reset gate clock	φRG		*2			

<sup>\*1</sup> V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform, or the same power supply as the V<sub>L</sub> power supply for the V driver should be used.

# **DC Characteristics**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Power supply current	IDD		7.7		mA	


# **Clock Voltage Conditions**


Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	Vvт	14.55	15.0	15.45	V	1	
	VvH02A	-0.05	0	0.05	V	2	Vvh = Vvho2A
	Vvh1, Vvh2A, Vvh2B, Vvh3	-0.2	0	0.05	V	2	
	VVL1, VVL2A, VVL2B, VVL3	-8.4	-8.0	-7.6	V	2	VvL = (VvL1 + VvL3)/2
Vertical transfer clock voltage	Vф1, Vф2A, Vф2B, Vф3	7.6	8.0	8.4	V	2	
, remage	VVL1 — VVL3			0.1	V	2	
	Vvнн			0.9	V	2	High-level coupling
	VVHL			1.3	V	2	High-level coupling
	Vvlh			1.0	V	2	Low-level coupling
	VVLL			0.9	V	2	Low-level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	VHL	-0.05	0	0.05	V	3	
	Vørg	3.0	3.3	5.5	V	4	
Reset gate clock voltage	Vrglh – Vrgll			0.4	V	4	Low-level coupling
1 101.430	VRGL - VRGLm			0.5	V	4	Low-level coupling
Substrate clock voltage	Vфsuв	22.15	23.0	23.85	V	5	

<sup>\*2</sup> Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

# **Clock Equivalent Circuit Constant**


Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
	Сф∨1		2200		pF	
Capacitance between vertical transfer clock and	Сф∨2А		3300		pF	
GND	Сф∨2В		3300		pF	
	Сф∨з		3300		pF	
	СфV12А, СфV2В1		1200		pF	
Capacitance between vertical transfer clocks	Сфу2А3, Сфу32В		1200		pF	
	СфV13		2200		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		47		pF	
Capacitance between horizontal transfer clocks	Сфнн		100		pF	
Capacitance between reset gate clock and GND	СфRG		8		pF	
Capacitance between substrate clock and GND	Сфѕив		680		pF	
	R <sub>1</sub>		36		Ω	
Vertical transfer clock series resistor	R2A, R3		56		Ω	
	R <sub>2</sub> B		56		Ω	
Vertical transfer clock ground resistor	RGND		30		Ω	
Horizontal transfer clock series resistor	Rфн		15		Ω	
Reset gate clock series resistor	Rørg		20		Ω	





Vertical transfer clock equivalent circuit

Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit

# **Drive Clock Waveform Conditions**

# (1) Readout clock waveform


۷т




Note) Readout clock is used by composing vertical transfer clocks  $V\phi_{2A}$  and  $V\phi_{2B}$ .

# (2) Vertical transfer clock waveform


Vф1



Vф2A, Vф2B



Vфз



Vvh = Vvho2A

 $V_{VL} = (V_{VL01} + V_{VL03})/2$ 


 $V_{VL3} = V_{VL03}$ 

 $V\phi v1 = Vvh1 - Vvl01$ 


 $V \phi V2A = VVH02A - VVL2A$   $V \phi V2B = VVH02B - VVL2B$ 

 $V\dot{\phi}$ V3 = VVH3 - VVL03

# (3) Horizontal transfer clock waveform



Cross-point voltage for the H $\phi_1$  rising side of the horizontal transfer clocks H $\phi_1$  and H $\phi_2$  waveforms is Vcr. The overlap period for twh and twl of horizontal transfer clocks H $\phi_1$  and H $\phi_2$  is two.



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, VRGL is the average value of VRGLH and VRGLL.


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming VRGH is the minimum value during the interval twh, then:

$$V \phi RG = V RGH - V RGL$$
.

Negative overshoot level during the falling edge of RG is VRGLm.

## (5) Substrate clock waveform



# **Clock Switching Characteristics**


	Item	Symbol		twh			twl			tr			tf		Unit	Remarks
	пеш	Symbol	Min.	Тур.	Мах.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Мах.	Offic	Remarks
Rea	dout clock	VT	3.2	3.4						0.5			0.5		μs	During readout
Vert	ical transfer k	Vφ1, Vφ2A, Vφ2B, Vφ3										15		450	ns	*1
쑹	During	Нф1	10	12.5		10	12.5			5	7.5		5	7.5	ns	*2
tal clock	imaging	Нф2	10	12.5		10	12.5			5	7.5		5	7.5	115	*2
Horizontal transfer clo	During parallel-serial	Нф1								0.01			0.01		116	
를 보고	conversion	Нф2								0.01			0.01		μs	
Res	et gate clock	φRG	4	8			24			2		2			ns	
Sub	strate clock	φSUB		3.9							0.5			0.5	μs	When draining charge

 $<sup>^{*1}</sup>$  When vertical transfer clock driver CXD1267AN  $\times$  2 is used.

<sup>\*2</sup> tf  $\geq$  tr - 2ns, and the cross-point voltage (VcR) for the H $\phi$ 1 rising side of the H $\phi$ 1 and H $\phi$ 2 waveforms must be at least V $\phi$ H/2 [V].

Itom	Symbol		two		Lloit	Domorko
Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Horizontal transfer clock	Нф1, Нф2	8	10		ns	

# Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)




# **Image Sensor Characteristics**

 $(Ta = 25^{\circ}C)$ 


Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method		Remarks
Sensitivity	S	360	450		mV	1	1/30s accu	ımulation
	Vsat	450			mV	2		Progressive scan readout mode
Saturation signal	Vsat2	380			mV	2	Ta = 60°C	High frame rate readout mode
	Vsat4	380			mV	2		High frame rate readout two pixels addition*1
Smear	Sm		0.001	0.0025	%	3		re scan readout, e rate readout two ition
			0.002	0.005	%	3	High frame	e rate readout mode
Video simol shedina				20	%	4	Zone 0 an	d I
Video signal shading	SHg			25	%	4	Zone 0 to	I'
Dark signal	Vdt			8	mV	5	Ta = 60°C	, 15 frames/s
Dark signal shading	ΔVdt			2	mV	6	Ta = 60°C	, 15 frames/s*2
Lag	Lag			0.5	%	7		

<sup>\*1</sup> Vsat4 is the saturation signal amount at two pixels addition, and it is 190mV per one pixel. VsuB internal generation value ensures 190mV per one pixel of the saturation signal amount in high frame rate two pixels addition mode.

# **Zone Definition of Video Signal Shading**



# **Measurement System**




**Note)** Adjust the amplifier gain so that the gain between [\*A] and [\*B] equals 1.

<sup>\*2</sup> Eliminates the dark signal shading in the vertical direction by the high-speed transfer of the vertical register.

# **Image Sensor Characteristics Measurement Method**

#### Readout modes

The diagram below shows the output methods for the following three readout modes.



### 1. Progressive scan mode

In this mode, all pixels signals are output in non-interlace format in 1/15s.

The vertical resolution is approximately 800 TV-lines and all pixels signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.

# 2. High frame rate readout mode

All effective areas are scanned in approximately 1/30s by reading out two out of four lines (3rd and 4th lines, 7th and 8th lines). The vertical resolution is approximately 400 TV-lines.

This readout mode emphasizes processing speed over vertical resolution.

# 3. High frame rate readout two pixels addition mode

All effective areas are scanned in approximately 1/30s by reading out two out of four lines (3rd and 4th lines, 7th and 8th lines), and by reading out two out of the remaining four lines (1st and 2nd lines, 5th and 6th lines) after shifting the vertical register by 2 bits, and adding them in the vertical register.

#### Measurement conditions

1) In the following measurements, the device drive conditions are at the typical values of the progressive scan mode, bias and clock voltage conditions.

2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, and the value measured at point [\*B] in the measurement system is used.

#### Definition of standard imaging conditions

#### 1) Standard imaging condition I

Use a pattern box (luminance:  $706cd/m^2$ , color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

# 2) Standard imaging condition I:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. Sensitivity

Set to standard imaging condition  $\mathbb{I}$  After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the signal output ( $V_s$ ) at the center of the screen, and substitute the values into the following formulas.

$$S = Vs \times \frac{250}{30} [mV]$$

#### 2. Saturation signal

Set to standard imaging condition I. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150mV, measure the minimum value of the signal output.

# 3. Smear

Set to standard imaging condition I. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) of the signal output and substitute the value into the following formula.

Sm = 
$$20 \times log \left( \frac{VSm}{150} \times \frac{1}{500} \times \frac{1}{10} \right)$$
 [dB] (1/10V method conversion value)

## 4. Video signal shading

Set to standard imaging condition I. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150mV. Then measure the maximum (Vrmax [mV]) and minimum (Vrmin [mV]) values of the signal output and substitute the values into the following formula.

$$SH = (Vrmax - Vrmin)/150 \times 100 [\%]$$

#### 5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

# 6. Dark signal shading


After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

 $\Delta Vdt = Vdmax - Vdmin [mV]$ 

# 7. Lag

Adjust the signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

Lag =  $(Vlag/150) \times 100 [\%]$ 



**Drive Circuit** 


← Internal generation value Vsus (Vsus in high frame rate readout two pixels addition mode)

tr ≈ 1ms

tf ≈ 45ms

signal Vsub Cont.

Substrate bias \$\phi SUB pin voltage




- - High frame rate readout mode
- : 3.8kΩ
- High frame rate 2 pixels addition mode: Ground resistor should not be connected.


  2. If the substrate bias control signal is set to high level, and the ground resistor (VR1) connected to Csub pin is not grounded at 55ms before the exposure time starts because it is late, the internal generation voltage (VsuB) may not fall enough. Substrate bias adjustment control signal VsuB Cont.

**Progressive Scan Mode** 


Sensor Readout Clock Timing Chart









High Frame Rate Readout Two Pixels Addition Mode Sensor Readout Clock Timing Chart







1/30s High Frame Rate Readout Mode 1/30s Drive Timing Chart (Vertical Sync) Vф2В 2 무 Vф2A Λфз Λφ1 CCD **– 19 –** 

High Frame Rate Readout Two Pixels Addition Mode 523 526 526 528 530 530 530 530 530 530 530 530 530 1/30s Drive Timing Chart (Vertical Sync) 533 533 533 534 534 5 5 6 7 6 2 무 Vφ1 Vф2A Vф2В Λф3 CCD **- 20 -**







#### **Notes on Handling**

#### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

## 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.


#### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

# 4) Installing (attaching)

a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the lead bend repeatedly and the metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyano-acrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)


## 5) Others

- a) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) The brown stain may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.

Package Outline



20 pin DIP



m

1.7

20

1. "A" is the center of the effective image area.

21.0 ± 6.2

2.5

10.0

3.0

0.8

6.0

8.0

The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference. ĸi

The bottom "**C**" of the package, and the top of the cover glass "**D**" are the height reference. რ

The center of the effective image area relative to "B" and "B"" is  $(H, V) = (6.9, 6.0) \pm 0.075$ mm. 4.

5.0 ± 3.5

 $(\mathbf{Z})$ 

0.3

 $\overline{\Phi}$ 

0.3

1.27

2.4

The rotation angle of the effective image area relative to H and V is  $\pm$  1°. 5

The height from the top of the cover glass "**D**" to the effective image area is  $1.49 \pm 0.15$ mm. The height from the bottom "C" to the effective image area is 1.41  $\pm$  0.10mm. 9

The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm. The tilt of the effective image area relative to the bottom " ${f C}$ " is less than 50 $\mu$ m. ۲.

The thickness of the cover glass is 0.5mm, and the refractive index is 1.5. ω. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.

. ნ

PACKAGE STRUCTURE

PACKAGE MATERIAL	Plastic
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.95g
DRAWING NUMBER	AS-B6-04(E)