



Integrated Device Technology, Inc.

# HIGH-SPEED BiCMOS ECL STATIC RAM 16K (16K x 1-BIT) SRAM

PRELIMINARY  
IDT10480  
IDT100480  
IDT101480

## FEATURES:

- 16,384 x 1-bit organization
- Address access time: 3/3.5/4/5/7/8/10/12/15 ns
- Low power dissipation: 1000mW (typ.)
- Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole package
- Guaranteed-performance die available for MCMs/hybrids


## DESCRIPTION:

The IDT10480, IDT100480 and IDT101480 are 16,384-bit high-speed BiCMOS ECL static random access memories organized as 16K x 1, with separate data input and output. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous one-bit-wide ECL SRAMs. The device has been configured to follow the standard ECL SRAM JEDEC pinout. Because they are manufactured in BiCMOS technology, power dissipation is greatly reduced over equivalent bipolar devices.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

## FUNCTIONAL BLOCK DIAGRAM



2759 drw 01

The IDT logo is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1992

©1992 Integrated Device Technology, Inc.

DSC-8023/2


**PIN CONFIGURATIONS**

**PACKAGES**




TOP VIEW

2759 drw 02



2759 drw 04

300-Mil-Wide  
CERDIP PACKAGE  
D20-1



Hi-Rel Die  
For Hybrid and MCM  
Applications

2759 drw 05

**PIN DESCRIPTIONS**

Symbol	Pin Name
A0 through A13	Address Inputs
D0	Data Input
Q0	Data Output
WE	Write Enable Input
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
VCC	Less Negative Supply Voltage

2759 tbl 01

**LOGIC SYMBOL**

**CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	DIP		
		Typ.	Max.	Unit
CIN	Input Capacitance	4	—	pF
COUT	Output Capacitance	6	—	pF

2759 tbl 02


**TRUTH TABLE<sup>(1)</sup>**

CS	WE	DataOUT	Function
H	X	L	Deselected
L	H	RAM Data	Read
L	L	L	Write

**NOTE:**

1. H = HIGH, L = LOW, X = Don't Care

2759 tbl 03



2759 drw 06

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Value	Unit
V <sub>TERM</sub>	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
T <sub>A</sub>	Operating Temperature	10K	0 to +75
		100K	0 to +85
		101K	0 to +75
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	Ceramic	-65 to +150
		Plastic	-55 to +125
P <sub>T</sub>	Power Dissipation	1.5	W
I <sub>OUT</sub>	DC Output Current (Output High)	-50	mA

### AC/DC ELECTRICAL OPERATING RANGES

I/O	V <sub>EE</sub>	T <sub>A</sub>
10K	-5.2V ± 5%	0 to +75°C, air flow exceeding 2 m/sec
100K	-4.5V ± 5%	0 to +85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 to +75°C, air flow exceeding 2 m/sec

2759 tbl 05

**NOTE:**

2759 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>


Symbol	Parameter	10K			100K/101K		Unit
		Min.	Max.	T <sub>A</sub>	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>IN</sub> = V <sub>IH</sub> (Max) or V <sub>IL</sub> (Min))	-1000	-840	0°C	-1025	-880	mV
		-960	-810	25°C			
		-900	-720	75°C			
V <sub>OL</sub>	Output LOW Voltage (V <sub>IN</sub> = V <sub>IH</sub> (Max) or V <sub>IL</sub> (Min))	-1870	-1665	0°C	-1810	-1620	mV
		-1850	-1650	25°C			
		-1830	-1625	75°C			
V <sub>OHC</sub>	Output Threshold HIGH Voltage (V <sub>IN</sub> = V <sub>IH</sub> (Min) or V <sub>IL</sub> (Max))	-1020	—	0°C	-1035	—	mV
		-980	—	25°C			
		-920	—	75°C			
V <sub>OLC</sub>	Output Threshold LOW Voltage (V <sub>IN</sub> = V <sub>IH</sub> (Min) or V <sub>IL</sub> (Max))	—	-1645	0°C	—	-1610	mV
		—	-1630	25°C			
		—	-1605	75°C			
V <sub>IH</sub>	Input HIGH Voltage (Guaranteed Input Voltage High for All Inputs)	-1145	-840	0°C	-1165	-880	mV
		-1105	-810	25°C			
		-1045	-720	75°C			
V <sub>IL</sub>	Input LOW Voltage (Guaranteed Input Voltage Low for All Inputs)	-1870	-1490	0°C	-1810	-1475	mV
		-1850	-1475	25°C			
		-1830	-1450	75°C			
I <sub>IH</sub>	Input HIGH Current V <sub>IN</sub> = V <sub>IH</sub> (Max)	—	220	—	—	220	μA
			Others	110			
I <sub>IL</sub>	Input LOW Current V <sub>IN</sub> = V <sub>IL</sub> (Min)	0.5	170	—	0.5	170	μA
			Others	90			
I <sub>EE</sub>	Supply Current	-210	—	—	-190 (100K)	—	mA
					-210 (101K)		

**NOTE:**

- RL = 50Ω to -2V, air flow exceeding 2m/sec.

2759 tbl 05


## AC TEST LOAD CONDITION



### NOTE:

1. "\*" includes probe and jig capacitance.  
C < 5pF (3, 3.5ns speed grades)  
C < 30pF (all other speed grades.)

## AC TEST INPUT PULSE



### NOTE:

1. All timing measurements are referenced to 50% input levels.

## RISE/FALL TIME

Symbol	Parameter	Min.	Typ.	Max.	Unit
tR	Output Rise Time	—	1.5	—	ns
tF	Output Fall Time	—	1.5	—	ns

2759 tbl 06

## FUNCTIONAL DESCRIPTION

The IDT10480, IDT100480, and IDT101480 BiCEMOS ECL static RAMs provide high speed with low power dissipation typical of BiC MOS ECL. These devices follow the conventional pinout and functionality for 16K x 1 ECL SRAMs.

### READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held LOW until the device is selected by Chip Select ( $\overline{CS}$ ). The Address (ADDR) settles and data appears on the output after time  $t_{AA}$ . Note that DataOUT is held for a short time ( $t_{OH}$ ) after the address begins to change for the next access, then ambiguous data is on the bus until a new time  $t_{AA}$ .

### WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input ( $\overline{WE}$ ) to control the write to the SRAM array.

While  $\overline{CS}$  and ADDR must be set-up when  $\overline{WE}$  goes LOW, DataIN can settle after the falling edge of  $\overline{WE}$ , giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held LOW) during the Write Cycle. If  $\overline{CS}$  is held LOW (active) and addresses remain unchanged, the DataOUT pin will output the written data after "Write Recovery time" ( $t_{WR}$ ).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads.

**AC ELECTRICAL CHARACTERISTICS** (Over the AC Operating Range)


Symbol	Parameter <sup>(1)</sup>	S3		S3.5		S4		S5		S7 to S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tACS	Chip Select Access Time	—	2.0	—	2.5	—	2.5	—	2.5	—	3.0	ns
tRCS	Chip Select Recovery Time	—	2.0	—	2.5	—	2.5	—	2.5	—	3.0	ns
tAA	Address Access Time	—	3.0	—	3.5	—	4.0	—	5.0	—	7.0	ns
tOH	Data Hold from Address Change	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns

**NOTE:**

1. Input and Output reference level is 50% point of waveform.
2. Output load capacitance, C < 5pF (3, 3.5ns speed grades only), see "AC Test Load Condition" on previous page.


2759 tbl 07

**READ CYCLE GATED BY CHIP SELECT (1, 2)**



2759 drw 09

**READ CYCLE GATED BY ADDRESS (1, 3)**



2759 drw 10

**NOTES:**

1. WE is HIGH for read cycle.
2. Address valid prior to or minimum tAA-tACS before CS active.
3. CS active prior to or minimum tAA-tACS before address valid.

**AC ELECTRICAL CHARACTERISTICS** (Over the AC Operating Range)


Symbol	Parameter <sup>(1)</sup>	S3		S3.5		S4		S5		S7 to S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tw	Write Pulse Width (t <sub>WSA</sub> = minimum)	2.5	—	3.0	—	3.0	—	4.0	—	6.0	—	ns
t <sub>WSD</sub>	Data Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WSD2</sub> <sup>(2)</sup>	Data Set-up Time to <u>WE</u> High	2.0	—	2.0	—	2.0	—	3.0	—	5.0	—	ns
t <sub>WSA</sub>	Address Set-up Time (tw = minimum)	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WSCS</sub>	Chip Select Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WHD</sub>	Data Hold Time	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns
t <sub>WHA</sub>	Address Hold Time	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns
t <sub>WHCS</sub>	Chip Select Hold Time	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns
t <sub>WS</sub>	Write Disable Time	—	3.0	—	3.0	—	3.0	—	3.0	—	5.0	ns
t <sub>WR</sub> <sup>(3)</sup>	Write Recovery Time	—	3.0	—	3.0	—	3.0	—	3.0	—	5.0	ns

**NOTE:**

2759 tbi 08


1. Input and Output reference level is 50% point of waveform.
2. t<sub>WSD</sub> is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires t<sub>WSD2</sub> with respect to rising edge of WE.
3. t<sub>WR</sub> is defined as the time to reflect the newly written data on the Data Output (Q0) when no new Address Transition occurs.

**WRITE CYCLE TIMING DIAGRAM**



2759 dnr 11

**ORDERING INFORMATION<sup>(1)</sup>**



2759 drw 12

**NOTE:**

1. Please contact your IDT Sales Representative for more information on specifications and availability of Die products.

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible product.

**Integrated Device Technology, Inc.**

2975 Stender Way, Santa Clara, CA 95054-3090


Telephone: (408) 727-6116

FAX 408-492-8674


# PACKAGE DIAGRAM OUTLINES

## CERDIP (Continued)

REV	DCN	DESCRIPTION	DATE	APPROVED
07	17515	UPDATED TO STANDARDIZE DWG	6/20/90	D Guilhamet
08	18086	REVISED A, Q, & S DIMENSIONS	8/17/90	D Guilhamet
09	22233	CHANGED b1 MIN DIMENSION		



- NOTES: (UNLESS OTHERWISE SPECIFIED)
1. ALL DIMENSIONS ARE IN INCHES.
  2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
  3. SYMBOL "N" REPRESENTS THE NUMBER OF LEADS.

DWG #	D20-1		MIL-M-38510		CONFIGURATION	EXCEPTIONS		
SYMBOL	MIN	MAX	JEDEC		D-8	NONE		
A	.140	.200	TOLERANCES UNLESS OTHERWISE SPECIFIED		NOT REGISTERED			
b	.015	.021	FRAC	DEC	Integrated Device Technology, Inc.			
b1	.045	.060	± -	± -	3236 Scott Blvd., Santa Clara, CA 95051			
C	.009	.012	± -	± -	(408) 727-6116 FAX: (408) 727-2328			
D	.935	1.060	APPROVALS	DATE				
E	.285	.310	DRAWN <i>AA</i>	08/90				
E1	.290	.320	CHECKED		20 LD CERDIP MKT DWG			
e	.100 BSC				SCALE	SIZE	DRAWING NO.	REV
L	.125	.175			N/A	A	PSC-2015	09
L1	.150	-			DO NOT SCALE DRAWING			
Q	.015	.060			SHEET			
S	.020	.080			64			
S1	.005	-						
$\alpha$	0°	15°						
N	20							