CXD2309AQ

10-bit 85MSPS 3-Channel D/A Converter

Description


The CXD2309AQ is a 10-bit high-speed D/A converter for video band, featuring RGB 3-channel input/output. This is ideal for use in high-definition TVs and high-resolution displays.

Features

- Resolution 10-bit
- Maximum conversion speed 85MSPS
- RGB 3-channel input/output
- Differential linearity error ±0.5LSB
- Low power consumption 275mW (200Ω load for 2Vp-p output)
- Single +5V power supply
- Low glitch
- 48-pin QFP package

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings (Ta = 25°C)


 Supply voltage 	AVDD, D	V _{DD} 7	V
• Input voltage (Al	l pins)		
	VIN	VDD + 0.5 to Vss -	0.5 V
 Output current 	Іоит	0 to 15	mΑ
• Storage tempera	iture		
	Tstg	-55 to +150	°C


Recommended Operating Conditions

 Supply voltage 	AVDD, AVSS	4.75 to 5.25	V
	DV _{DD} , DVss	4.75 to 5.25	V
• Reference input	voltage		
	VREF	0.5 to 2.0	V
• Clock pulse widt	:h		
	Tpw1, Tpw0	5.2 (min.)	ns
Operating temperature	erature		
	Topr	-20 to +85	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram





Pin Description and Equivalent Circuit

Pin No.	Symbol	I/O	Equivalent circuit	Description			
1 to 10	R0 to R9			Digital input. Pin 1 R0 (LSB) to Pin 10 R9 (MSB)			
21 to 30	B0 to B9		DVDD	Pin 11 G0 (LSB) to Pin 20 G9 (MSB) Pin 21 B0 (LSB) to Pin 30 B9 (MSB)			
31	RCLK	I	1) to 33				
32	GCLK		J DVss	Clock input.			
33	BCLK						
34	DVss	_		Digital ground.			
35	VB	0	DVDD O DVDD DVDD DVDD DVDD DVDD O DVD O DVDD O DVD O DVD O DVDD O DVDD O DVDD O	Connect an approximately 0.1µF capacitor.			

Pin No.	Symbol	I/O	Equivalent circuit	Description			
36	IREF	0	AVDD O AVDD	Reference current output. Connect an "Rir" resistor which are 16 times the output resistance "Rout".			
37	VREF	_	AVDD AVSS AVDD AVDD AVDD 38	Reference voltage input. Sets an output full-scale value.			
38	VG	0	AVss AVss	Connect an approximately 0.1µF capacitor.			
39 to 41	AVDD	_		Analog power supply.			
42	RO		AVDD O				
44	GO	0	44 46 AVss	Current output. Output can be obtained by connecting a resistor (200 Ω typ.).			
46	во		AVss				
43, 45, 47	AVss	_		Analog ground.			
48	DVDD	_		Digital power supply.			


Electrical Characteristics (fclk = 85MHz, AVDD = DVDD = 5V, Rout = 200Ω , VREF = 2.0V, RIR = $3.3k\Omega$, Ta = $25^{\circ}C$)

Item	Symbol	Measuremen	t conditions	Min.	Тур.	Max.	Unit	
Resolution	n				10		bit	
Conversion speed	fclk	AVDD = DVDD = 4.75 to 5.25V Ta = -20 to +85°C		0		85	MSPS	
Integral non-linearity error	EL	E a de atar		-2.0		2.0	LSB	
Differential non-linearity error	Ed	Endpoint		-0.5		0.5	LSB	
Precision guaranteed output voltage range	Voc			1.8	1.92	2.0	V	
Output full-scale voltage	VFS			1.8	1.92	2.0	V	
Output full-scale ratio *1	Fsr			0		3	%	
Output full-scale current	lfs			9.0	9.6	10	mA	
Output offset voltage	Vos	When "00000000	00" data input			1	mV	
Glitch energy	GE	Rout = 100Ω, 1V _I	p-p output		36		pV⋅s	
One and alle	ОТ	When 10MHz	Fclk = 50MHz	40	49		T	
Crosstalk	СТ	sin wave input	Fclk = 85MHz		49		dB	
C/NI matic	CND	When 1MHz sin wave input	Fclk = 50MHz	50	63		-10	
S/N ratio	SNR		Fclk = 85MHz		61		dB	
Completerment	IDD	When 10MHz	Fclk = 50MHz		48	58		
Supply current		sin wave output	Fclk = 85MHz		55		mA	
Analog input resistance	Rin	VREF		1			ΜΩ	
Input capacitance	Сі					9	pF	
Output capacitance	Со				15		pF	
Digital input valtage	ViH	AVDD = DVDD = 4.75 to 5.25V		2.15			.,	
Digital input voltage	VIL	$Ta = -20 \text{ to } +75^{\circ}$			0.85	- V		
Digital input august	Іін	AVDD = DVDD = 4.75 to 5.25V		_		_		
Digital input current	lı∟	$Ta = -20 \text{ to } +75^{\circ}$	– 5		5	μA		
Setup time	ts			4			ns	
Hold time	th			1			ns	
Propagation delay time	tpD				6		ns	
Rise time	tr				7		ns	
Fall time	tf				12		ns	


*1 Full-scale ratio =
$$\left| \frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} \right| \times 100 \, [\%]$$

Electrical Characteristics Measurement Circuit


Analog Input Resistance Digital Input Current




Conversion Rate Measurement Circuit




Crosstalk Measurement Circuit




DC Characteristics Measurement Circuit



Propagation Delay Time Measurement Circuit




SNR Measurement Circuit



Description of Operation

Timing Chart



I/O Correspondence Table (output full-scale voltage: 2.00V)

Input code						Output voltage				
N	1SI	3						LS	В	
1	1	1	1	1	1	1	1	1	1	2.0V
				:	•					
1	0	0	0	0	0	0	0	0	0	1.0V
				:	•					
0	0	0	0	0	0	0	0	0	0	0V

Notes on Operation

• Selecting the Output Resistance

CXD2309AQ is a current output type D/A converter. The output voltage can be obtained by connecting the resistor Rout to the current output pins RO, GO and BO.

Specifications: Output full-scale voltage VFS = 18 to 2.0 [V]

Output full-scale current IFS = 9.0 to 10.0 [mA]

Calculate the output resistance from $V_{FS} = I_{FS} \times R_{OUT}$. Connect a resistance sixteen times the output resistance to the reference current output pin IREF. In some cases, as this value may not exist, a similar value can be used instead.

Note that the VFS Will be the following.

 $VFS = VREF \times 16ROUT/RIR$

VREF is the voltage set at the reference voltage input pin VREF, Rout is the resistor to be connected to the current output pins RO, GO, BO and RIR is the resistor to be connected to the IREF. Power consumption can be reduced by increasing the resistance, but this will on the contrary increase the glitch energy and data setting time. Set the best values according to the purpose of use.

· Power supply, ground

Separate the power supply and ground of the analog and digital signals around the device to reduce noise effects. Bypass the power supply pin to each ground with a 0.1µF ceramics capacitor as near as possible to the pin for both the digital and analog signals.

Latch up

Analog and digital power supplies must be able to share the same power supply of the board. This is to prevent latch up caused by potential difference between the two pins when the power is turned on. See "Latch Up Prevention" on Page 11.


IREF


The IREF pin is very sensitive to improve the AC characteristics. Pay attention for capacitance component not to attach to this pin because its output may become unstable.

Output full-scale voltage

For the applications using the RGB signal, the color balance may be broken up when the RO, GO and BO output full-scale voltages are used with not adjustment.

Application Circuit





- When the power supply (AVDD and DVDD) is 5.0V.
- R1 = 200Ω
- $R2 = 3.3k\Omega$
- R3 = 3.0k Ω
- R4 = 2.0k Ω
- C = 1µF


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Latch Up Prevention

The CXD2309AQ is a CMOS IC which requires latch up precausions. Latch up is mainly generated by the lag in the voltage rising time of AVDD (Pin 39, 40 and 41) and DVDD (Pin 48), when power supply is ON.


1. Correct usage

a. When analog and digital supplies are from different sources




b. When analog and digital supplies are from a common source


(i)



(ii)




- 2. Example when latch up easily occurs
- a. When analog and digital supplies are from different sources




b. When analog and digital supplies are from common source


(i)



(ii)



Example of Representative Characteristics




0 100 200

ROUT – Output resistance [Ω]

Fig. 1. Reference voltage vs. Output full-scale voltage

Fig. 2. Output resistance vs. Glitch energy







Fig. 3. Ambient temperature vs. Output full-scale voltage

Fig. 4. Output frequency vs. Supply current

Standard Measurement Conditions


- AVDD = DVDD = 5.0V
- VREF = 2.0V
- Fclk = 85MHz
- Rout = 200Ω
- Rir = $3.3k\Omega$
- Ta = 25°C



fout = 10MHz sin wave 60 50 lod IDD - Supply current [mA] 40 IA [Analog] 30 20 ID [Digital] 10 85 Fclk - Clock frequency [MHz]

Fig. 5. Clock frequency vs. Supply current

Fig. 6. Clock frequency vs. Supply current






Fig. 7. Output frequency vs. Cross talk

Fig. 8. Output frequency vs. Output level (Including primary hold characteristics sinx/x)





Fig. 9. Output frequency vs. SNR




Standard Measurement Conditions

- AVDD = DVDD = 5.0V
- VREF = 2.0V
- Fclk = 85MHz
- Rout = 200Ω
- RIR = $3.3k\Omega$
- Ta = 25°C

Package Outline Unit: mm

48PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-48P-L04
EIAJ CODE	QFP048-P-1212
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	PALLADIUM PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.7g