# **Signetics**

# 8X371 8-Bit Latched Bidirectional I/O Port

**Product Specification** 

Military
Customer Specific Products

#### **FEATURES**

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data input synchronous with respect to MCLK
- 3-State TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305
- Single +5V supply
- 0.4", 24-pin DIP

#### **FUNCTIONAL OPERATION**

#### **UD Bus Control**

As shown in Table 1, the User Data (UD) bus interface is controlled by the UIC and UOC inputs. Data input to the UD bus is synchronous with MCLK, that is, with UIC Low, information is written into the data latches only when MCLK is High. Output drivers on the UD bus are enabled when UOC is Low and UIC is High.

#### PRODUCT DESCRIPTION

The 8X371 I/O Port is a bidirectional device designed for use as an interface element in systems that use TTL-compatible busses. Typically, the 8X371 is used with the 8X305 Microcontroller and its associated Interface Vector (TV) bus: however. it can also be used with an equivalent microprocessor. As shown in the logic diagram of Figure 1, the 8X371 consists of eight identical data latches - bits 0 through 7. The latches are accessed from either of two 8-bit busses - the Microcontroller (TV bus) and the user data (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time; in such situations. the user bus always has priority. A Master Enable (ME) input is available for additional control over the TV bus. The data latches are transparent, in that, while either bus is enabled for input, all input-data transitions are propagated to the other bus, if enabled for output.

# Table 1. Input/Output Control Of UD Bus

UIC	υσc	MCLK	FUNCTION OF UD BUS				
Н	L	х	Output data				
L	Х	Н	Input data				
L	X	L	Inactive				
Н	Н	X	Inactive				


#### NOTE:

X = don't care

#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE		
24-Pin DIP	8X371/BXA		

#### PIN CONFIGURATION




NO.	IDENTIFIER	FUNCTION
1-8	UD7-UD0	3—State, bidirectional User Data (UD) bus; UD0 and corresponds to IV0.
9	UOC	User Output Control – active low input to enable data output to UD0 – UD7.
10	UIC	User Input Control – active low input to enable data input from UD0 – UD7.
11	ME	Master Enable – active low input to enable the TV bus for data input, or data output; UD-bus operations are unaffected.
12	GND	Ground.
13	MCLK	Master Clock – active high input (from Microcontroller used to strobe data into data latches from the TV and UD buses.
14	RC	Read Control – active low input to enable data output to IVO – IV7.
15	wc	Write Command – active high input (from Micontroller) to en- able the writing of data into the data latches from the TV bus (provided UTC is not low).
16- 23	100-107	interface Vector (Input/Output Bus) = 3-State, bidirectional, Mi- crocontroller data bus: TV0 cor-

responds to UDO.

+5V nower supply.

Vcc



596

8X371

#### **I**∇ Bus Control

Input/output control of the IV bus is shown in Table 2; this bus is controlled by RC, WC, ME, and MCLK. The IV bus is enabled for output (Microcontroller read operation) when ME, HC, and WC are all low. Data is written into the data latches from the  $\overline{\text{IV}}$  bus when  $\overline{\text{ME}}$  is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the IV bus are inhibited when UIC is low; under all other conditions, the IV and UD busses operate independently. The Microcontroller Left Bank (LB) and Right Bank ( $\overline{\text{RB}}$ ) outputs can control the  $\overline{\text{ME}}$  inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O Port (including the addressable parts - 8X372, 8X376, 8X382, etc.) are to be connected to the same bank (LB or RB) of the Microcontroller, selection of each 8X371 must be accomplished with external logic to avoid bus conflicts.

Table 2. Input/Output Control Of Ⅳ Bus

ME	RC	wc	MCLK	UIC	FUNCTION OF IV BUS
L	L	L	Х	X	Output Data
L	Х	н	н	Н	Input Data
L	Н	L	х	Х	Inactive
L	х	Н	х	L	Inactive
L	х	н	L	н	Inactive
Н	Х	X	Х	Х	Inactive

#### **Bus Logic Levels**

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note: A logic "1" in Microcontroller software corres—

ponds to a high level on the UD bus even though the  $\overline{N}$  bus is inverted.) The 8X382 wakes up in the unselected state with all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

#### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT	
Vcc	Power supply voltage	+7	V <sub>DC</sub>	
Vı	Input voltage	+5.5	V <sub>DC</sub>	
T <sub>STG</sub>	Storage temperature range	-65 to +150	•℃	

### DC ELECTRICAL CHARACTERISTICS 4.75V $\leq$ V<sub>CC</sub> $\leq$ 5.25V, -55°C $\leq$ T<sub>C</sub> $\leq$ +125°C

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Тур	Max	
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High level input voltage		2.0			٧
V <sub>IL</sub>	Low level input voltage				0.8	٧
VIK	Input clamp voltage	V <sub>CC</sub> = MIN; I <sub>I</sub> = -10mA			-1.5	٧
hн	High level input current <sup>1</sup>	V <sub>CC</sub> = MAX; V <sub>IH</sub> = 2.7V		1	100	μА
l <sub>IL</sub>	Low level input current <sup>1</sup>	V <sub>CC</sub> = MAX; V <sub>IL</sub> = 0.5V	1	1	-550	μА
Vol	Low level output voltage	V <sub>CC</sub> = MIN; I <sub>OL</sub> = 16mA			0.55	V
	IV bus (IV0 = IV7), User bus (UD4 UD7)	V <sub>CC</sub> = MIN; I <sub>OL</sub> = 24mA			0.55	V
V <sub>OH</sub>	High level output voltage	V <sub>CC</sub> = MIN; I <sub>OH</sub> = -3.2mA	2.4		i	٧
los	Short circuit output current <sup>2</sup>	V <sub>CC</sub> = MAX	-20			mA
	I∇ bus (I∇0 – I∇7), UD bus (UD4 – UD7)	V <sub>CC</sub> = MAX	-10			mA
lcc	Supply current	V <sub>CC</sub> = MAX; ME = UOC = V <sub>CC</sub>			150	mA

March 14, 1988 597

AC FLECTRICAL CHARACTERISTICS 4.5V < Voc. < 5.5V =55°C < To < +125°C


SYMBOL PARAMETER		REFERENCES		TEST CONDITIONS	LIMITS		UNIT	
	From To				Min	Max		
ulse Widt	hs:							
T <sub>W1</sub>	Clock high	1 MCLK	↓MCLK			30		ns
t <sub>W2</sub>	User input control	↓σι <del>c</del>	ੀਂਸ਼ਾਟ	MCLK = High		35		ns
Propagatio	on Delays:							
t <sub>PD1</sub>	UD propagation delay	UD	ī∇	MCLK = High RC = WC = ME = UCI = Lo	w		45	ns
t <sub>PD2</sub>	UD clock delay	1MCLK	ľ∇	UD ⇒ stable; RC = WC = ME = UIC = Lo	)W		55	ns
t <sub>PD3</sub>	UD input delay	↓σιc	ľ∇	UD = Stable; MCLK = Hig FIC = WC = ME = Low	h		55	ns
t <sub>PD4</sub>	Ⅳ data propagation delay	I∇	UD	MCLK = WC = UTC = High ME = UOC = RC = Low			45	ns
t <sub>PD5</sub>	Ⅳ data clock delay	1 MCLK	UD	WC = UIC = High; IV = Stal ME = UOC = RC = Low	ble		55	ns
Output En	able Timing:							
t <sub>OE1</sub>	UD output enable	↓uoc	UD	ŬIC = High			45	ns
t <sub>OE2</sub>	UD input recovery	↑uic	QU	UOC = Low			45	ns
t <sub>OE3</sub>	IV data master enable	↓ME	ĪΫ	WC = RC = Low			45	ns
t <sub>OE4</sub>	IV data read enable	↓RC	Ī∇	WC = ME = Low			45	ns
t <sub>OE5</sub>	IV data write recovery	↓wc	IV	HC = ME = Low			45	ns
Output Dia	sable Timing:							
t <sub>OD1</sub>	UD output disable	Tuoc	UD	UTC = High			40	ns
t <sub>002</sub>	UD input override	↓uic	UD	UOC = Low			45	ns
t <sub>003</sub> 3	Ⅳ data master disable	TME	T∇	WC = RC = Low			40	ns
t <sub>004</sub> 3	TV data read disable	↑nc	IV	WC = ME = Low			40	ns
t <sub>OO5</sub> 3		↑wc	ī∇	RC = ME = Low			40	ns
Setup Tim	e:							-
t <sub>S1</sub>	UD clock setup time	UD	↓MCLK	UIC = Low		15		ns
t <sub>S2</sub>	UD setup time	מט	↑uic	MCLK = High		25		ns
t <sub>S3</sub>	User input control setup time	<b>↓</b> UIC	↓MCLK	<u> </u>		25	<del>                                     </del>	ns
t <sub>S4</sub>	IV data setup time	10	↓MCLK	WC = UTC = High; ME = L	ow	15		ns
tss4		↓ME	<b>↓</b> MLCK	WC = UIC = High		20	<u> </u>	ns
156	Ⅳ write control setup time	↑wc	↓MCLK	ME = Low; UIC = High		40	<del>                                     </del>	ns
Hold Time	<b>1</b>	<del></del>		<u> </u>				
t <sub>H1</sub>	UD dock hold time	JMCLK	UD	UIC = Low		20	Т	ns
t <sub>H2</sub>	UD control hold time	Turc	UD	MCLK = High		10	<del>                                     </del>	ns
t <sub>H3</sub>	User input control hold time	JMCLK	Tuic	WOEK - High		0	+	ns
t <sub>H4</sub>	IV data hold time ↓MCLK		TV	WC = UIC ≈ High; ME = Low	25°C	5	<del>                                     </del>	ns
		1.11057		<b></b>		20	<del>                                     </del>	
t <sub>H5</sub> 4	IV master enable hold time	↓MCLK	JME	WE = UIC = High	Temp.	-20	<del>  -</del>	ns
פאי	17 master enable flord tille	4MOLK	<b>₩</b>	1 - 17 - 010 - High				

#### NOTES:

- 1. The input current includes the 3-State leakage current of the output driver on the data lines.

- Only one output may be shorted at a time.
   These parameters are measured with a capacitive loading of 50pF and represent the output driver turn-off time.
   If ME is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.

March 14, 1988 598



599

#### 

#### **APPLICATIONS**

In some applications, performance of a Microcontroller system can be enhanced by using the 8X371 I/O Port instead of an addressable 8X372 port. Using a technique referred to as Extended Microcode or Fast IV Select, the address select cycles which normally precede a read or write operation when using an 8X372 can be eliminated by use of the 8X371.

This technique is often used in bit slice microprocessor designs and involves widening the program memory beyond the normal 16-bit requirement of the Microcontroller, the extra bits are used as enable signals for the 8X371 ports. Thus, the 8X371 is enabled during the instruction cycle in which it is required for input/output operations. Since the software overhead of separate address select cycles is eliminated, the overall system performance is improved.

As shown in the accompanying diagram, the program memory is extended by two bit

positions (D<sub>16</sub> and D<sub>17</sub>), permitting any one of four 8X371 ports to be enabled during those instructions. Because of timing considerations, latches must be used to hold the Extended Microcode through the end of the instruction cycle. A decoder is used to obtain four enable signals from the two extra bits. The decoder outputs are ORed with the LB output of the 8X305; thus, all four I/O ports are placed on the Left Bank of the  $\overline{\rm IV}$  bus.

#### I/O PORT SELECTION USING EXTENDED MICROCODE iV0-1V7 8X371 I/O PORT #0 MCLK MĒ īVŏ-īV7 8X305 MICROCONTROLLER WC MCLK I/O PORT wc MCLK П ME **Q**o 1-OF-4 DECODER ō, (S139) ō, **i**⊽8-i⊽7 Ō, wc I/O PORT MCLK D.-D. ME PROGRAM MEMORY (ROM/PROM) CP1 O Q, CP2 8X371 D FLIP-FLOP ME I/O PORT D, **(S74)** MCLK WC

March 14, 1988