REVISIONS								
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED					
С	Add device types 03, 04, 05, 06, and 07. Add approved source CAGE 66632. Add case outline Y. Editorial changes throughout. Change to military drawing format and new code ident. no. 67268.	1987 OCT 23	M. A. Frye					
D	Make changes to table I, table II, 1.2.2, 3.3, 4.3.1, 4.3.2, and figures 1, 2, 3, and 4.	1989 JAN 03	M. A. Frye					
E	Added devices 08 and 09. Remove CAGE number 66632 as a supplier. Updated boilerplate, editorial changes throughout.	1993 OCT 12	M. A. Frye					

DEVICES 8102401VX AND 8102402VX ARE INACTIVE FOR NEW DESIGN AS OF 22 OCT 1985. USE M38510/24501BVX or M38510/24502BVX.

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

	T																			
REV																				
SHEET																				
REV	D	D	D	D	D	D	D	С	Е	E	E	E	E							
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27							
REV STAT				RE	V		E	Е	Е	E	Е	E	Е	E	E	Е	E	E	D	D
OF SHEETS	S 			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A		·			ARED B					DI	EFENS	SE EL	ECTR					ΓER		
STAND. MIL	ITAF	RY			KED BY y Monn															
THIS DRAWING		VAILAB			OVED B chael	Y A. Fry	e			BIT	?, S	IRCU TATI	C R	ANDO	A MC	CCE	SS M			
AND AGEN DEPARTMEN	CIES O	F THE		DRAW.		PROVAL		2		,		,								
AMSC N/A				REVI	SION L	EVEL		<del>-</del>		SIZ A	E		E COI				810	24		
						Ε	1			SHE	ET		1		OF	;	-	27		
ESC EODM 103																				

DESC FORM 193 JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E420-93

**™** 900470& 0010560 499 **™** 

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
  - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device types</u>. The device types shall identify the circuit function as follows:

Device type	Generic number 1/	Access time	Circuit
01 02 03 04 05 06 07 08		120 ns 120 ns 200 ns 200 ns 300 ns 300 ns 55 ns 80 ns	4096-word x 1-bit static random access memory 1024-word x 4-bit static random access memory 4096-word x 1-bit static random access memory 1024-word x 4-bit static random access memory 4096-word x 1-bit static random access memory 1024-word x 4-bit static random access memory 4096-word x 1-bit static random access memory 4096-word x 1-bit static random access memory
09		80 ns	4096-word x 1-bit static random access memory 4096-word x 1-bit static random access memory

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
V X	GDIP1-T18 or CDIP2-T18 CQCC1-N18	18	Dual-in-line package
Ŷ	See figure 1	18 18	Rectangular chip carrier package Flat package

1.2.3 Lead finish. The lead finish shall be as specified in MIL-M-38510. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

Supply voltage range (VDD) (device type 07, 08, and 09)	V <sub>SS</sub> -0.5 V to +7.0 V V <sub>SS</sub> -0.3 V to +8.0 V -55°C to +125°C
supply voltage range (V <sub>ND</sub> ) (device type []1-[]6)	$V_{cc} = -0.3 \text{ V to } +8.0 \text{ V}$
Temperature under bias ,	-55°C to +125°C
Storage temperature range	-65°C to +150°C
Maximum power discipation (D.) 24	
Maximum power dissipation (PD) 2/	200 mW
read remperature (soldering, in seconds)	+260°C
Thermal resistance, junction-to-case (O <sub>JC</sub> ):	.200 €
Cases V and V	
Cases V and X	See MIL-STD-1835
Case Y	40°c/w 3/
Junction temperature (T <sub>J</sub> )	+150°C
All immin an automatically	+150°C
All input or output voltages with	
respect to ground	$V_{SS}$ -0.3 V to $V_{CC}$ +0.3 V

Generic numbers are listed on the Standardized Military Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-BUL-103.

Must withstand the added  $P_{\tilde{D}}$  due to short circuit test; e.g.,  $I_{\tilde{OS}}$ . When the thermal resistance for this case is specified in MIL-STD-1835, that value shall supersede the value indicated herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 2

DESC FORM 193A JUL 91

9004708 0010561 325

1.4 Recommended operating conditions.

Supply voltage range ( $V_{DD} - V_{SS}$ )

Input low ( $V_{IL}$ ) voltage range

Vss -0.3 V dc to  $V_{SS}$  +0.8 V dc

Input high ( $V_{IH}$ ) voltage range

Input high ( $V_{IH}$ ) voltage range

Input high ( $V_{IH}$ ) voltage range

Case operating temperature range ( $T_{C}$ )

Chip enable output enable time (TELQX)

Chip enable output disable time (TELQX)

Chip enable output disable time (TEHQZ):

Device types 01 and 02

Device types 03 and 04

Device types 05 and 06

Device type 07, 08, 09

30 ns maximum

100 ns maximum

100 ns maximum

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and bulletin. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

**MILITARY** 

MIL-M-38510 - Microcircuits, General Specification for.

**STANDARDS** 

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - REQUIREMENTS
- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Logic diagram(s). The logic diagram(s) shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 3

DESC FORM 193A JUL 91

9004708 0010562 261

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - Burn-in test, method 1015 of MIL-STD-883.
    - 1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 (C<sub>IN</sub> measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
    - d. Subgroups 7 and 8 shall include verification of the truth table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 4

9004708 0010563 1T8 **=** 

	Symbol	' V ₹ () V.	Group A	Device	i ,,	: 2 A	i mara
		V <sub>SS</sub> = 0 V, 4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V -55°C ≤ T <sub>C</sub> ≤ +125°C <u>1</u> / unless otherwise specified	subgroups	type	Min	imits     Max	_  Unit
Low level output voltage	VOL	V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 2 mA	1, 2, 3	ALL		0.4	V
High level output voltage	v <sub>он</sub>	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	1, 2, 3	ALL	2.4		ν
Positive clamping input to V <sub>DD</sub>	VIC (pos)	$T_C = +25$ °C, $V_{SS} = 0.0 \text{ V}$ , $I_{IN} = 100 \mu\text{A}$	1	01, 02, 03, 04, 05, 06	0.2	2.0	٧
Negative clamping input to V <sub>SS</sub>	V <sub>IC</sub> (neg)	T <sub>C</sub> = +25°C, V <sub>SS</sub> = D.D V, I <sub>IN</sub> = -100 μA	1	01, 02, 03, 04, 05, 06	-0.2	-2.0	V
Input leakage current	I IH'	V <sub>DD</sub> = 5.5 V   V <sub>IN</sub> = 0.0 V or 5.5 V	1, 2, 3	01, 02, 03, 04, 05, 06	-0.1	1.0	μΑ
	+			07,08,09	-10.0	10.0	†
High impedance output leakage current	Ioz	$\begin{vmatrix} v_{DD} = 5.5 & v \\ v_{O} = v_{DD} \end{vmatrix}$	1, 2, 3	01, 02, 03, 04, 05, 06	-1.0	1.0	μA
	+			07,08,09	-10	10	<u> </u>
Quiescent supply IDD current	I <sub>DD</sub>	$v_{DD} = 5.5 \text{ V}, \ v_{IN} = v_{DD} \text{ and GNI}$ $I_{C} = 0.0 \text{ mA}; \ \overline{CE} = v_{DD} -0.3 \text{ V}$	1, 2, 3	01, 02, 03, 04, 05, 06	[     !	50	   μα 
			1	07,08,09	ĺ	100	Ţ
			2, 3	101,00,01		1000	
Data retention supply current	IDR	$ V_{DD}  = 2.0 \text{ V minimum}, V_{IN} = V_{DD}$ and GND, $I_{O} = 0.0 \text{ mA}, \overline{CE} = V_{DD}$	l l	01, 02, 03, 04, 05, 06		25	μA
		V <sub>DD</sub> = 2.5 V minimum	11	08, 09		40	<u> </u> 
	<del> </del>		2, 3			400	
Operating current	IDDOP	V <sub>DD</sub> = 5.5 V, f = 1 MHz, I <sub>O</sub> = 0 mA, V <sub>IN</sub> = V <sub>DD</sub> 2/	1, 2, 3	01, 02, 03, 04, 05, 06		7	mA
Output short circuit current 3/	Ios	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = GND	1, 2, 3	07		<b>-350</b>	mA
Operating supply current	I <sub>DD</sub>	V <sub>DD</sub> = 5.5 V, I <sub>O</sub> = 0 mA	1, 2, 3	07		140	mA
See footnotes at end	i of table.			1 00, 0, 1		11	
	STANDARI		SIZE	<del></del>	·		81024
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER		S SUDDIV CENTED	A			- 1	
DEFENSE EL	COLKONIC	0 45444					

**3** 9004708 0010564 034

Test	Symbol	Conditions V <sub>SS</sub> = 0 V,	Group A	Device   type	Limits		Unit
	<u> </u>	-55°C ≤ T <sub>C</sub> ≤ +125°C 1/ unless otherwise specified	subgroups		Min	Max	
Automatic CE power down current 4/	ISB	$v_{DD} = 5.5 \text{ V}, \overline{CE} = 2.0 \text{ V}$	1, 2, 3	07		25	mA
Data retention supply voltage	V <sub>DR</sub>	CE = V <sub>DD</sub>	1, 2, 3	01, 02, 03, 04, 05, 06, 08, 09	2.0		v
Input capacitance	c <sub>IN</sub>	f = 1 MHz, T <sub>A</sub> = +25°C, All measurements referenced to device ground See 4.3.1c	4	01, 02, 03, 04, 05, 06 07, 08,		8.0	pF
Output capacitance	C <sub>OUT</sub>	f = 1 MHz, T <sub>A</sub> = +25°C, All measurements referenced to device ground See 4.3.1c	   4   	01, 02, 03, 04, 05, 06 07, 08,		10.0	pF
Functional test		V <sub>DD</sub> = 4.5 V and 5.5 V <u>5</u> / <u>6</u> / See 4.3.1d	7,8A,8B	ALL			
Address access time	TAVQV	v <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> / <u>8</u> /	  9, 10, 11 	01, 02 03, 04 05, 06 07,		120 220 320 55	ns
Chip enable access time	TELQV	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> / <u>8</u> /	9, 10, 11	01, 02 03, 04 05, 06 07, 08, 09		120   200   300   55   80	ns
Chip enable pulse negative width	TELEH	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> / <u>8</u> /	9, 10, 11	01, 02 03, 04 05, 06 07 08, 09	120 200 300 55 80		ns
Chip enable pulse positive width	TEHEL	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> / <u>8</u> /	9, 10, 11	01, 02 03, 04 05, 06 08, 09	50 90 120 40		ns
Address setup time	TAVEL	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> / <u>8</u> /	9, 10, 11	01, 02 03, 04 05, 06 08, 09	0 20 15		ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 6

DESC FORM 193A JUL 91

9004708 0010565 T70 **=** 

Test	Symbol	Conditions  V <sub>SS</sub> = 0 V,	Group A	Device	Lin	iits	Unit
		$V_{SS} = 0 \text{ V},$ $4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \qquad 1/$ unless otherwise specified	subgroups	type	Min	Max	
Address hold time	TELAY			01, 02	40		
Address nota time	TELAX	$V_{DD} = 4.5 \text{ V and 5.5 V } \frac{7}{8}$	9, 10, 11	03, 04 05, 06	50	<u> </u>	ns
	† <del></del>			09	15		···-
Address hold time	TEHAX	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7/8</u> /	9, 10, 11	80	15	j j	ns
Write enable pulse	  TWLWH	V <sub>DD</sub> = 4.5 V and 5.5 V 7/8/	9, 10, 11	01	20		
width		DD   113 t and 3:3 t 1/ 0/	7, 10, 11	03	60		ns
	ł		į	04	200		
	1	<b>f</b>		05	80		
			i	06 07	300 25		
				08, 09	70		
Write anable	THE POST			01	70		
Write enable pulse setup time	TWLEH	$V_{DD} = 4.5 \text{ V and } 5.5 \text{ V } \frac{7}{8}$	9, 10, 11	02	120		ns
outup time				03	150 200		
	j			06	300		
	<b>-</b>			08, 09	70		
Early write pulse	  TWLEL	  V = / 5 V == 4 5 5 V 7 / 8 /	10. 40. 44	01, 02,			
setup time		V <sub>DD</sub> = 4.5 V and 5.5 V 7/8/	9, 10, 11	03, 04,	0	 	ns
Write enable pulse	TELWH	V <sub>DD</sub> = 4.5 V and 5.5 V 7/8/	9, 10, 11	01	40		
hold time		OD 4.5 C LING 5.5 C 17 E/	7, 10, 11	02	120 60		ns
				04	200		
	[		ļ	05	80		
			-	06 07	300 45		
	<u>i</u>		i	08, 09	70	+	
)				01, 02	170		
Read or write <u>9</u> / cycle time	TELEL	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> / <u>8</u> /	9, 10, 11	03, 04	290		ns
oyote craie	1		i	05, 06	420		
			<del></del>	01, 03,	135 0		
	TDVWL	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> / <u>8</u> /	9, 10, 11	05			ns
ata setup time	TOVWH			02	50		
	1			04	120 200		
	<u> </u>			08, 09	60	—— <u>-</u>	
man bott at				01	25		
ata hold time	TWLDX	$V_{DD} = 4.5 \text{ V and } 5.5 \text{ V } \frac{7}{2} / \frac{8}{2} / \frac{1}{2}$	9, 10, 11	03	60		ns
	<del></del>	•		05	80		
	TWHDX		1	02, 04,	10		
	!		i	06			
			<u> </u>	08, 09	15		
ee footnotes at end	of table.						

SIZE

A

REVISION LEVEL

E

81024

7

SHEET

DESC FORM 193A JUL 91

9004708 0010566 907

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

Test	Symbot	Conditions $V_{SS} = 0 V,$ $4.5 V \le V_{-1} \le 5.5 V$	Group A	Device	Lii	mits	   Unit
•		$V_{SS} = 0 \text{ V},$ $4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C}$ 1 unless otherwise specifi	/ ed	type	Min	Max	
Early write data setup time	TDVEL	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> /	8/ 9, 10, 11	01, 03,	0		ns
Early write data hold time	TELDX	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> /	<u>8</u> / 9, 10, 11	01 03 05	25 60 80		⊥ ns
Write data delay time	TWLDV	V <sub>DD</sub> = 4.5 V and 5.5 V 7/	8/ 9, 10, 11	02 04 06	70 80 100		ns
Late output disable time	TEHWH	V <sub>DD</sub> = 4.5 V and 5.5 V <u>7</u> /	8/ 9, 10, 11	02, 04,	0		ns
Read cycle 9/ <u>10</u> / time <u>11</u> /	TAVAV		9, 10, 11	07	55		ns
Data hold from 10/ address time 11/	TAVQX		9, 10, 11	07	5		ns
CE low to low Z 10/ 11/	TELQX		9, 10, 11	ALL	5		ns
CE high to high Z	TEHQZ		9, 10, 11	01, 02 03, 04 05, 06 07,08,09		70 80 100	ns
CE low to power-up 10/11/	TPU		9, 10, 11	07	0		ns
CE high to power- down <u>10</u> / <u>11</u> /	TPD		9, 10, 11	07		20	ns
Address setup to write end 10/11/	TAZEL+		9, 10, 11	07	45		ns
Address hold from write end 10/11/	TWHAX		9, 10, 11	07	10		ns
Oata setup to write end 10/11/	TDVWH		9, 10, 11	07	25		ns
ee footnotes at end	of table.						
MI) DEFENSE ELE	STANDARD LITARY D CTRONICS	RAWING S SUPPLY CENTER	SIZE A				81024
DAYT	ON, OHIO	) 45444		REVISION	I LEVEL	, SH	EET 8

🔤 9004708 0010567 843 **=** 

## TABLE I. <u>Electrical performance characteristics</u> - Continued.


Test	Symbol	Conditions V <sub>SS</sub> = 0 V,	Group A	Device	Limits		Unit
		V <sub>SS</sub> = 0 V, 4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V -55°C ≤ T <sub>C</sub> ≤ +125°C <u>1</u> / unless otherwise specified	subgroups 	type	   Min 	Max	
WE high to low 10/11/	TWHQX		9, 10, 11	07	0		ns
VE low to high Z	TWLQZ		9, 10, 11	07	0	25	ns

- 1/ All voltages referenced to GND.
- 2/ Operating supply current is proportional to operating frequency.
- 3/ Duration of short circuit not to exceed 30 seconds.
- 4/ A pull-up resistor to  $V_{DD}$  on the  $\overline{CE}$  input is required to keep the device deselected during  $V_{DD}$  power-up, otherwise  $I_{SB}$  will exceed values given.
- $\underline{5}$ / Performed during ac switching testing.
- $\underline{6}/$  Tested as follows: f = 3 MHz,  $v_{IH}$  = 2.4 V,  $v_{IL}$  = 0.4 V,  $I_{OH}$  = -4.0 mA,  $I_{OL}$  = 4.0 mA  $v_{OH}$   $\geq$  1.5 V, and  $v_{OL}$   $\leq$  1.5 V.
- $\underline{7}$ / See figure 4 for ac waveforms.
- $\frac{8}{V_{ILH}} = t_{THL} \le 5$  ns; output load:  $c_L = 50$  to 300 pF; for  $c_L > 50$  pF, access times are derated .15 ns/pF;  $v_{IH} = v_{DD} 2.0$  V; and  $v_{IL} = 0.8$  V.
- 9/ The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10/ Test conditions assume signal transistion times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified  $I_{OL}/I_{OH}$ . See figure 4 for ac switching test circuits and waveforms.  $C_L = 30$  pF unless otherwise specified.
- $\underline{11}$ / Tests may be performed at  $V_{DD}$  = 4.5 V, provided the manufacturer guarantees that the devices meet limits specified when tested at  $V_{DD}$  = 4.5 V to 5.5 V.
- $\underline{12}$ / TEHQZ and TWLQZ are tested with  $c_L$  = 5 pF. Transistion is measured ±500 mA from steady-state voltage.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 9

DESC FORM 193A JUL 91

■ 9004708 0010568 78T **■** 



9004708 0010569 616

Device types 01, 03, 05, Device types 02, 04, and 06 07, 08, and 09 CASE V CASE V A<sub>0</sub> 🖂 1 18 □ v<sub>DD</sub> 18 🗖 VDD A1 🗖 2 A<sub>5</sub> □ 2 17 □ A<sub>6</sub> 17 □ A<sub>7</sub> A<sub>2</sub> 🖂 3 16 ק A<sub>7</sub> A<sub>4</sub> 🖂 3 16 A<sub>3</sub> 🖂 4 15 A8  $A_3 \square 4$ 15 A4 🔲 5 14 TOP <u></u> A9 14 D<sub>0</sub>/0<sub>0</sub> A1 🖂 6 13 △ A 10 13 01/01 0 🗖 7 12 □ A<sub>11</sub> 12 D2/02 HE 🗆 8 \_\_\_ D 11 CE 🗀 8 11 D3/03 v<sub>ss</sub> □ 9 vss □ 9 10 ⊐ ⊮E Device types 01, 03, 05 and 07 Device types 02, 04, and 06 CASE X CASE X A1 A0 VDD A6 A5 A6 VDD A7 AAA A4 A۷ 16 🗌 16 C A8 A<sub>3</sub> 15 🔀 A<sub>3</sub> 15 💢 A9 TOP A4 A<sub>O</sub> VIEW 14 C D<sub>0</sub>/Q<sub>0</sub> A<sub>5</sub>  $A_1$ A<sub>10</sub> 13 C D<sub>1</sub>/O<sub>1</sub> 12 C A<sub>11</sub> A<sub>2</sub> 12 C D2/02 WE VSS CE D CE VSS WE D3/Q3

FIGURE 2. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 11

DESC FORM 193A JUL 91


■ 9004708 0010570 338 ■

Device types 01, 03, 05, 07, 08, and 09 A<sub>8</sub> O-A<sub>7</sub> O-A<sub>6</sub> O-A<sub>1</sub> O-A<sub>2</sub> O-GATED **LATCHED** 64 x 64 MATRIX R0W **ADDRESS** 64 DECODER REGISTER Ā 6 L G 164 GATED COLUMN DECODER AND DATA I/O LATCH 0 o' 6 ĺΘ LATCH LATCH D D Ā LATCHED ADDRESS REGISTER A11 A5A4A3 A9 A10 FIGURE 3. Logic diagrams. STANDARDIZED SIZE 81024 MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER A DAYTON, OHIO 45444 REVISION LEVEL SHEET 12

DESC FORM 193A JUL 91


9004708 0010571 274 📟

E



**■** 9004708 0010572 100 **■** 

## Device types 01, 03, and 05



Truth table

<b>+:</b>	<u> </u>	Input	s	Output	_
reference	Time	Function			
-1	H	х	X	Z	Memory disable
0	↓	Н	٧	Z	Cycle begins, addresses are latched
1	L	н	X	X	Output enable
2	ļ L	Н	Х	į v	Output valid
3	↑	H	Х	į v	Read accomplished
4	H	Х	Х	Z	Prepare for next cycle (same as -1)
5	↓	Н	V	Z	Cycle ends, next cycle begins (same as 0)

The address information is latched in the on chip registers on the falling edge of  $\overline{\text{CE}}$  (T = 0). Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1) the output becomes enabled but data is not valid until during time (T = 2). WE must remain high until after time (T = 2). After the output data has been read,  $\overline{\text{CE}}$  may return high (T = 3). This will disable the output buffer and ready the RAM for the next memory cycle (T = 4).


FIGURE 4. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET

DESC FORM 193A JUL 91

■ 7004708 0010573 047 **■** 

### Device types 01, 03, and 05



Truth table

<b>-</b>		Inp	uts		Output	
Time reference	CE	WE	_ A	D	Q	Function
-1 0 1 2 3 4	H ↓ L ↑ H ↓	X X X X L	X V X X X	X V X X X	Z Z Z Z Z	Memory disabled Cycle begins, addresses are latched Write in progress internally Write completed Prepare for next cycle (same as -1) Cycle ends, next cycle begins (same as 0)

The early write cycle is the only cycle where the output is guaranteed not to become active. On the falling edge of CE (T=0), the addresses, the write signal, and the data input are latched in on chip registers. The logic value of WE at the time CE falls determines the state of the output buffer for that cycle. Since WE is low in the early write cycle the output buffer is latched into the high impedance state and will remain in the state until CE returns high (T=2). For this cycle, the data input is latched by CE going LOW; therefore data set up and hold times should be referenced to CE. When CE (T=2) returns to the high state the output buffer disables and signals are unlatched. The device is now ready for the next cycle.


FIGURE 4. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 15

DESC FORM 193A JUL 91

9004708 0010574 T83

### Device types 01, 03, and 05



Truth table

	<u> </u>	Inp	uts		Output	
Time reference	CE	WE	Α	D	Q	Function
-1 0 1 2 3 4 5 6	H→ L L L L ↑ H →	х н н н	X V X X X X X X V	X X X V X X X	Z Z Z X V V V Z Z Z	Memory disabled Cycle begins, addresses are latched Output disabled Output valid, read and modify time Write begins, data is latched Write in progress internally Write completed Prepare for next cycle (same as -1) Cycle ends, next cycle begins (same as 0)

The <u>ready</u> modify write cycle begins at all other cycles on the falling edge of  $\overline{\text{CE}}$  (T=0). The WE line should be high at (T=0) in order to latch the output buffers in the active state. During (T=1) the output will be active but not valid until (T=2). On the falling edge of the WE (T=3) the data present at the output and input are latched. The WE signal also latches itself on its low going edge. All input signals excluding  $\overline{\text{CE}}$  have been latched and have no further effect on the RAM. The rising edge of  $\overline{\text{CE}}$  (T=5) completes the write portion of the cycle and unlatches all inputs and the output. The output goes to a high impedance and the RAM is ready for the next cycle.


FIGURE 4. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 16

DESC FORM 193A JUL 91

🔤 9004708 0010575 91T 🖿

## Device types 02, 04, and 06



Truth table

Time		Input	s	Data I/O	
reference	1	D/Q	Function		
-1	н	х	х	z	  Memory disable
0	↓	Н	٧	Z	Cycle begins, addresses are latched
1	L	H	X	X	Output enabled
2	ĻĻ	н	Х	į v	Output valid
3	1 1	H	X	į v	Read accomplished
4	H	Х	X	2	Prepare for next cycle (same as -1)
5	↓	Н	٧	Z	Cycle ends, next cycle begins (same as 0)

The address information is latched in the on chip registers on the falling edge of CE (T = 0). Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1) the output becomes enabled but data is not valid until time (T =  $\frac{1}{2}$ ). WE must remain high throughout the read cycle. After the data has been read, CE may return high (T =  $\frac{1}{2}$ ). This will force the output buffers into a high impedance mode at times (T =  $\frac{1}{2}$ ). The memory is now ready for the next cycle.


FIGURE 4. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 17

DESC FORM 193A JUL 91

■ 9004708 0010576 856 **■** 

### Device types 02, 04, and 06



Truth table I

T-2		<u>In</u>	puts		_[
reference	Time Reference   CE   WE   A		A	D/Q	Function
-1	H	x	х	Z	  Memory disabled
0	↓	Н	٧	Z	Cycle begins, addresses are latched
1	L	L	Х	Z	Write period begins
2	L	1	Х	ν	Data in is written
3	1	H	Х	Z	Write completed
4	H	Х	Х	Z	Prepare for next cycle (same as -1)
5	į ↓	Н	V		Cycle ends, next cycle begins (same as O

The write cycle is initiated on the falling edge of  $\overline{\text{CE}}$  (T = 0), which latches the address information in on chip registers. If a dedicated write cycle is to be performed and the outputs are not to become active TWLEL amd TEHWH must be met. Under these conditions TWLDV is unnecessary and input data may be applied at any convenient time as long as TDVWH is still met. If TWLEL is not met then the outputs may become enabled momentarily near the beginning of the cycle and a disable time (TELQZ) must be met before the input data is applied (TWLQZ = TWLDV). Similiarly, if TEHWH is not met the outputs may enable briefly near the end of the cycle.

The write operation is terminated by the first rising edge of  $\overline{WE}$  (T = 2) or  $\overline{CE}$  (T = 3). After the minimum required CE high time (TEHEL) the next cycle may begin. If a series of consecutive write cycles are to be performed, the WE line may be held low until all desired locations have been written. In this case, data setup and hold times must be referenced to the rising edge of  $\overline{CE}$ .


FIGURE 4. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 18

DESC FORM 193A JUL 91

9004708 0010577 792

### Device types 02, 04, and 06



Truth table

Time	Inputs		Data I/O	_ [	
reference	CE	WE	A	D/Q	Function
-1	н	X	X	Z	  Memory disabled
0	↓	н	V	z	Cycle begins, addresses are latched
1	ÍL	Н	Х	i x	Read mode, output enabled
2	. L	н	Х	j v	Read mode, output valid
3	L	L	Х	Z	Write mode, output high Z
4	j L	1	Х	i v	Write mode, data is written
5	Ì ↑	н	Х	v	Write completed
6	H	Х	Х	Z	Prepare for next cycle (same as -1)
7	Ì ↓	H	ν	z	Cycle ends, next cycle begins (same as (

If the pulse width of  $\overline{\text{WE}}$  is relatively short in relation to that of  $\overline{\text{CE}}$  as combination read-write cycle may be performed. If  $\overline{\text{WE}}$  remains high for the first part of the cycle, the outputs will become active during time (T=1). Data out will be valid during time (T=2). After the data is read,  $\overline{\text{WE}}$  can go low. After minimum TWLWH,  $\overline{\text{WE}}$  may return high. The information just written may not be read or  $\overline{\text{CE}}$  may return high, disabling the output buffers and preparing the device for the next cycle. Any number of sequence of read-write operations may be performed while  $\overline{\text{CE}}$  is low providing all timing requirements are met.


FIGURE 4. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 19

DESC FORM 193A JUL 91

- 9004708 0010578 629 **- 1** 





 $\overline{\text{WE}}$  is high for read cycle. Device is continuously selected,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ .

CE	WE	Mode	Output	Power
Н	х	Not selected	High Z	Standby
L	L	Write	High Z	Active
L	Н	Read	DO	Active


FIGURE 4. Read cycle, waveform - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 20

DESC FORM 193A JUL 91

9004708 0010579 565





 $\overline{\text{WE}}$  is high for read cycle. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition low.

CE	WE	Mode	Output	Power
н	х	Not selected	High Z	Standby
L	L	Write	High Z	Active
L	Н	Read	DO	Active

FIGURE 4. Read cycle, waveform - Continued.


			5
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 21

DESC FORM 193A JUL 91

9004708 0010580 287 📟

## Device type 07

# WE (controlled)



CE	WE	Mode	Output	Power
Н	х	Not selected	High Z	Standby
L	L	Write	High Z	Active
L	Н	Read	DO	Active

FIGURE 4. Write cycle, waveform - Continued.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 22

DESC FORM 193A JUL 91

- 9004708 0010581 113 **-**

## Device type 07

# CE (controlled)



If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high impedance state.


CE	WE	Mode	Output	Power
Н	х	Not selected	High Z	Standby
L	L	Write	High Z	Active
L	Н	Read	DO	Active


FIGURE 4. Write cycle, waveform - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 23

DESC FORM 193A JUL 91

9004708 0010582 05T **=** 






 $\overline{\text{WE}}$  is high for read cycle

CE	WE	Mode	Output	Power
н	_х	Not selected	High Z	Standby
<u>L</u>	L	Write	High Z	Active
L	Н	Read	DO	Active

FIGURE 4. Read cycle, waveform - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 24

9004708 0010583 T96 🖿



■ 9004708 0010584 922 **■** 

TABLE II. <u>Electrical test requirements</u>. <u>1</u>/ <u>2</u>/ <u>3</u>/

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	1, 7
Final electrical test parameters (method 5004)	1 <u>4</u> /, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, or 1, 7, 9

- 1/ TELQX, TEHQZ, TWHQX, and TWLQZ, if not tested, shall be guaranteed to meet or exceed the conditions and limits specified in table I herein.
- 2/ Subgroups 10 and 11, if not tested, shall be guaranteed to meet or exceed the conditions and limits specified in table I herein.
- 3/ Individual test, conditions, and limits required in each group A subgroups shall be as shown in table I of this drawing.
- 4/ PDA applies to subgroup 1.

# 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125$ °C, minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	81024	
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 26

DESC FORM 193A JUL 91

**9004708 0010585 869** 

#### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for original equipment manufacturer application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		81024
DAYTON, OHIO 45444		REVISION LEVEL	SHEET

DESC FORM 193A JUL 91

■ 9004708 0010586 7T5 **■**