#### **Features**

- · Fast 5V Read Access Time 35 ns
- Command Table Architecture
  - Internal Program Control and Timer
- 12V Program and Erase
  - Fast Chip Erase Time 0.5 Second Maximum
  - Word-by-word Programming 20 μs/Word Typical
- Hardware Data Protection
- Low-power CMOS Operation
  - 100 μA Maximum Standby
  - 30 mA Maximum Active at 5 MHz
- JEDEC Standard Packages
  - 44-lead PLCC
  - 40-lead VSOP (10 mm x 14 mm)
- Pin-compatible with Atmel's AT27C1024 and AT49F1024/1025
- · High-reliability CMOS Technology
  - 2000V ESD Protection
  - 200 mA Latchup Immunity
- CMOS and TTL Compatible Inputs and Outputs
- 100 Write Cycles Guaranteed

#### Description


The AT27RW1024 is a low-power, high-performance 1,048,576-bit electrically-rewriteable programmable read-only memory (RWPROM) organized 64K  $\times$  16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 35 ns, eliminating the need for speed reducing WAIT states.

(continued)


#### Pin Configurations

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect

#### VSOP Type 1 10 x 14 mm



#### **PLCC Top View**



Rev. 1415A-06/99






1-megabit (64K x 16) Rewriteable PROM



The x16 organization makes this part ideal for high-performance 16- and 32-bit DSP and microprocessor systems. The AT27RW1024 is pin-compatible with Atmel's AT49F1024/1025 and AT27C1024. In read mode, the AT27RW1024 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu\text{A}$ . Reprogramming

the AT27RW1024 is performed by erasing the entire chip and then programming on a word-by-word basis. The program and erase functions are performed with  $V_{\rm CC}=5V$  and  $V_{\rm PP}=12V$ . Programming time is 20  $\mu$ s per word typical. 100 program and erase cycles are guaranteed.

#### **Block Diagram**



#### **Device Operation**

**READ:** When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

**CHIP ERASE:** The chip erase will erase all words to an FFFFH. The chip erase command is a six bus cycle operation. The address (5555H) is latched on the falling edge of the sixth cycle while the 10H data input is latched on the rising edge of WE. The chip erase starts after the rising edge of WE of the sixth cycle. Please see "Chip Erase Cycle Waveforms" on page 7. The chip erase operation is internally controlled; it will automatically time to completion. After a chip erase, the device will return to the read mode. Chip erase requires  $V_{CC} = 5V$  and  $V_{PP} = 12V$ .

WORD PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a word-by-word basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or  $\overline{CE}$ , whichever occurs last, and the data latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Programming is completed after the specified  $t_{BP}$  cycle time. Programming requires  $V_{PP} = 12V$  and  $V_{CC} = 5V$ .

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT27RW1024 in the following ways: (a) V<sub>CC</sub> sense: if V<sub>CC</sub> is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

### **Command Definition (in Hex)**

Command	Bus	1st Cy		2nd Cyd		3rd Cy		4th Cy		5th Cyc		6th Cy	
	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D <sub>OUT</sub>										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Word Program	4	5555	AA	2AAA	55	5555	A0	Addr	D <sub>IN</sub>				
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit	1	xxxx	F0										

Note: The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex).

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{\rm CC}$ + 0.6V
Voltage on OE with Respect to Ground0.6V to +13.5V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **DC and AC Operating Range**

		AT27RW1024-35	AT27RW1024-45	AT27RW1024-55	AT27RW1024-70
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

#### **Operating Modes**

Mode	CE	ŌĒ	WE	V <sub>PP</sub>	Ai	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X <sup>(1)(7)</sup>	Ai	D <sub>OUT</sub>
Program/Erase <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PP</sub>	Ai	D <sub>IN</sub> /X
Standby	V <sub>IH</sub>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)(7)</sup>	X <sup>(1)</sup>	High Z
D	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X <sup>(1)(7)</sup>	X <sup>(1)</sup>	
Program/Erase Inhibit	X <sup>(1)</sup>	X <sup>(1)</sup>	V <sub>IH</sub>	V <sub>PP</sub>	X <sup>(1)</sup>	
Program/Erase Verify	X <sup>(1)</sup>	V <sub>IL</sub>	X <sup>(1)</sup>	V <sub>PP</sub>	Ai	D <sub>OUT</sub>
Output Disable	X <sup>(1)</sup>	V <sub>IH</sub>	X <sup>(1)</sup>	X <sup>(1)(7)</sup>		High Z
Product Identification						
Uzuduzu		V	.,	X <sup>(4)</sup>	A1 - A15 = $V_{IL}$ , A9 = $V_{H}$ , (3) A0 = $V_{IL}$	Manufacturer Code <sup>(6)</sup>
Hardware	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X <sup>(4)</sup>	A1 - A15 = $V_{IL}$ , A9 = $V_{H}$ , (3) A0 = $V_{IH}$	Device Code <sup>(6)</sup>
C-4(5)				X <sup>(4)</sup>	A0 = V <sub>IL</sub> , A1 - A15 = V <sub>IL</sub>	Manufacturer Code <sup>(6)</sup>
Software <sup>(5)</sup>				X <sup>(4)</sup>	A0 = V <sub>IH</sub> , A1 - A15 = V <sub>IL</sub>	Device Code <sup>(6)</sup>

Notes: 1. X can be  $V_{\text{IL}}$  or  $V_{\text{IH}}$ .

- 2. Refer to AC Programming and Erasing Waveforms.
- 3.  $V_H = 12.0V \pm 0.5V$ .
- 4. X can be  $V_{CC}$  or  $V_{PP}$
- 5. See details under Software Product Identification Entry/Exit.
- 6. Manufacturer Code: 001EH, Device Code: 0051H.
- 7. For customers building field-upgradable systems, X can be 12.0V.


## **DC Characteristics**

Symbol	Parameter	Min	Max	Units	
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		10	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$		100	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>		1	mA
I <sub>cc</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		30	mA
I <sub>PP</sub>	Program or Erase Current	Word Program, Chip Erase in Progress		25	mA
V <sub>IL</sub>	Input Low Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

#### **AC Read Characteristics**

		AT27RW1024-35 AT27		AT27RW	T27RW1024-45 AT27RW1024		/1024-55	1024-55 AT27RW1024-70		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		35		45		55		70	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		35		45		55		70	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	15		18		25		25	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE to Output Float	0	15		18	0	25		25	ns
t <sub>OH</sub>	Output Hold from OE, CE or Address, whichever occurred first	7		7		7		7		ns

# AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{\text{ACC}}$  -  $t_{\text{CE}}$  after the address transition without impact on  $t_{\text{ACC}}$ .

2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$  -  $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$  or by  $t_{\text{ACC}}$  -  $t_{\text{OE}}$  after an address change without impact on  $t_{\text{ACC}}$ .


- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5 \text{ pF}$ ).
- 4. This parameter is characterized and is not 100% tested.

### Input Test Waveforms and Measurement Level



 $t_{\text{R}},\,t_{\text{F}}<5\;\text{ns}$ 

### **Output Test Load**



### Pin Capacitance

 $f = 1 \text{ MHz}, T = 25 \circ C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>CS</sub>	Chip Select Set-up Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width (WE or CE)	90		ns
t <sub>DS</sub>	Data Set-up Time	50		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, <del>OE</del> Hold Time	0		ns
t <sub>wPH</sub>	Write Pulse Width High	90		ns

#### **AC Word Load Waveforms**

#### **WE** Controlled




#### **CE** Controlled




## **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Word Programming Time		20	50	μs
t <sub>AS</sub>	Address Set-up Time	0			ns
t <sub>AH</sub>	Address Hold Time	50			ns
t <sub>DS</sub>	Data Set-up Time	50			ns
t <sub>DH</sub>	Data Hold Time	0			ns
t <sub>WP</sub>	Write Pulse Width	90			ns
t <sub>wpH</sub>	Write Pulse Width High	90			ns
t <sub>EC</sub>	Erase Cycle Time			500	ms

## **Program Cycle Waveforms**



# **Chip Erase Cycle Waveforms**




Notes: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






## **Software Product Identification Entry**<sup>(1)</sup>

## **Software Product Identification Exit**(1)





Notes: 1. Data Format: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).

2. A1 - A15 =  $V_{IL}$ .

Manufacture Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .

- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 001EH Device Code: 0051H

# **Ordering Information**

t <sub>ACC</sub>					
(ns)			Ordering Code	Package	Operation Range
35	30	0.1	AT27RW1024-35JC	44J	Commercial
			AT27RW1024-35VC	40V	(0° to 70°C)
	30	0.1	AT27RW1024-35JI	44J	Industrial
			AT27RW1024-35VI	40V	(-40° to 85°C)
45	30	0.1	AT27RW1024-45JC	44J	Commercial
			AT27RW1024-45VC	40V	(0° to 70°C)
	30	0.1	AT27RW1024-45JI	44J	Industrial
			AT27RW1024-45VI	40V	(-40° to 85°C)
55	30	0.1	AT27RW1024-55JC	44J	Commercial
			AT27RW1024-55VC	40V	(0° to 70°C)
	30	0.1	AT27RW1024-55JI	44J	Industrial
			AT27RW1024-55VI	40V	(-40° to 85°C)
70	30	0.1	AT27RW1024-70JC	44J	Commercial
			AT27RW1024-70VC	40V	(0° to 70°C)
	30	0.1	AT27RW1024-70JI	44J	Industrial
			AT27RW1024-70VI	40V	(-40° to 85°C)


Package Type						
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)					
40V	40-lead, Thin Small Outline Package (VSOP) (10 mm x 14 mm)					






#### **Packaging Information**

**44J**, 44-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)\*
JEDEC STANDARD MS-018 AC



\*Controlling dimension: millimeters

**40V**, 40-lead, Plastic Thin Small Outline Package (VSOP) Dimensions in Millimeters and (Inches)\*



\*Controlling dimension: millimeters