

March 2007

# **FDS8812NZ**

# N-Channel PowerTrench® MOSFET 30V, 20A, 4.0m $\Omega$

#### **Features**


- Max  $r_{DS(on)} = 4.0 \text{m}\Omega$  at  $V_{GS} = 10 \text{V}$ ,  $I_D = 20 \text{A}$
- Max  $r_{DS(on)}$  = 4.9m $\Omega$  at  $V_{GS}$  = 4.5V,  $I_D$  =18A
- HBM ESD protection level of 6.4kV typical (note 3)
- High performance trench technology for extremely low r<sub>DS(on)</sub>
- High power and current handling capability
- RoHS compliant




#### **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench® process that has been especially tailored to minimize the on-state resistance.

This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.





# MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
$V_{DS}$	Drain to Source Voltage		30	V
$V_{GS}$	Gate to Source Voltage		±20	V
	Drain Current -Continuous (No		20	Δ.
-Pulsed			80	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 4)		661	mJ
D	Power Dissipation (Note 1a)		2.5	w
Power Dissipation (Note 1b)		(Note 1b)	1.0	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Note 1)	25	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	125	

#### **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS8812NZ	FDS8812NZ	13"	12mm	2500 units

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, \ V_{GS} = 0 V$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C		19		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V			1	μΑ
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±10	μΑ

#### On Characteristics (Note 2)

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.8	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$ , referenced to 25°C		-7		mV/°C
		$V_{GS} = 10V, I_D = 20A$		3.1	4.0	
r <sub>DS(on)</sub>	20(01)	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 18A		3.8	4.9	mΩ
		$V_{GS} = 10V$ , $I_D = 20A$ , $T_J = 125$ °C		4.2	5.3	
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5V, I_{D} = 20A$		87		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V - 45V V - 0V	5205	6925	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ f = 1MHz	945	1260	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 11/11/2	580	870	pF
$R_g$	Gate Resistance	f = 1MHz	1.5		Ω

### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time	., .=., .	$V_{DD}$ = 15V, $I_{D}$ = 20A $V_{GS}$ = 10V, $R_{GEN}$ = 6 $\Omega$		18	33	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15V, I <sub>D</sub> = 20			13	24	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	VGS - IUV, KGEN			55	88	ns
t <sub>f</sub>	Fall Time				12	22	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0V to 10V	V <sub>DD</sub> = 15V		90	126	nC
Qg	Total Gate Charge	$V_{GS}$ = 0V to 5V	I <sub>D</sub> = 20A		49	69	nC
Q <sub>gs</sub>	Gate to Source Charge				16		nC
$Q_{gd}$	Gate to Drain "Miller" Charge				18		nC

#### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.1A$ (Note 2)		0.7	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	L = 204 di/dt = 1004/		36	54	ns
Q <sub>rr</sub>	Reverse Recovery Charge	I <sub>F</sub> = 20A, di/dt = 100A/μs		33	50	nC

#### Notes:

<sup>1.</sup> R<sub>0JA</sub> is the sum of the junction-to-case and case-to- ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



a) 50°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad .

- 2. Pulse Test: Pulse Width < 300 us, Duty Cycle < 2%.
- The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.
   Starting T<sub>J</sub> = 25°C, L = 3mH, I<sub>AS</sub> = 21A, V<sub>DD</sub> = 30V, V<sub>GS</sub> = 10V.

#### Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# **Typical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability

10

t<sub>AV</sub>, TIME IN AVALANCHE(ms)

100

1000

0.01

0.1




Figure 11. Maximum Continuous Drain Current vs Ambient Temperature




Figure 8. Capacitance vs Drain to Source Voltage





Figure 10. Gate Leakage Current vs Gate to Source Voltage



VDS, DRAIN to SOURCE VOLTAGE (V)

Figure 12. Forward Bias Safe Operating Area

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Transient Thermal Response Curve





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® Programmable Active Droop™ TinyLogic® HiSeC™ Across the board. Around the world.™ i-Lo<sup>TM</sup> QFET<sup>®</sup> TINYOPTO™  $QS^{TM}$ ActiveArray™ ImpliedDisconnect™ TinyPower™ IntelliMAX™ TinyWire™ QT Optoelectronics™ Bottomless™ Build it Now™ ISOPLANAR™ Quiet Series™ TruTranslation™ CoolFET™ MICROCOUPLER™ RapidConfigure™ µSerDes™  $CROSSVOLT^{\mathsf{TM}}$ MicroPak™ RapidConnect™ **UHC®** CTL™ MICROWIRE™ ScalarPump™ UniFET™  $VCX^{TM}$ Current Transfer Logic™ SMART START™ MSX™ DOME™ SPM<sup>®</sup> Wire™ MSXPro™  $OCX^{TM}$ E<sup>2</sup>CMOS™ STEALTH™ EcoSPARK<sup>®</sup> OCXPro™ SuperFET™  $\mathsf{OPTOLOGIC}^{\mathbb{R}}$ EnSigna™ SuperSOT™-3 OPTOPLANAR® SuperSOT™-6 FACT Quiet Series™ FACT<sup>®</sup> SuperSOT™-8  $PACMAN^{TM}$  $\mathsf{FAST}^{\mathbb{R}}$ РОР™ SyncFET™ FASTr™ Power220® ТСМ™ Power247<sup>®</sup> FPS™ The Power Franchise®

PowerEdae™

PowerSaver™

PowerTrench®

DISCLAIMER

 $\mathsf{FRFET}^{\mathbb{R}}$ 

GTO™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, DESCRIBED HEREIN, WILLIAM OF THE MARRIAN OF THE TERMS OF THE CONTROL OF THE MARRIAN OF THE TERMS OF THE TERMS OF THE MARRIAN OF THE TERMS OF SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

TinvBoost™

TinyBuck™

GlobalOptoisolator™

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling age. the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I24