#### **Features**

- Fast Read Access Time 150ns
- **Automatic Page Write Operation** Internal Address and Data Latches for 32 Bytes Internal Control Timer
- Fast Write Cycle Times

Maximum Page Write Cycle Time: 2ms 1 to 32 Byte Page Write Operation

- Low Power Dissipation
  - 80mA Active Current
- 100µA CMOS Standby Current **Direct Microprocessor Control**
- **DATA** Polling
- High Reliability CMOS Technology Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles
  - Data Retention: 10 years
- Single 5V ± 10% Supply
- **CMOS** and TTL Compatible Inputs and Outputs
- **JEDEC Approved Byte-Wide Pinout**
- Full Military, Commercial, and Industrial Temperature Ranges

#### Description

The AT28PC64 is a high-speed, low-power Electrically Erasable and Programmable Read Only Memory. Its 64k of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced non-volatile CMOS technology, the device offers access times to 150ns with power dissipation of just 440mW. When the device is deselected the standby current is less than 100µA.


The AT28PC64 is accessed like a Static RAM for the read or write cycles without the need for external components. The device contains a 32-byte page register to allow writing of up to 32 bytes simultaneously. During a write cycle, the addresses and 1 to 32 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28PC64 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. The AT28PC64 also includes an extra 32 bytes of E<sup>2</sup>PROM for device identification or tracking.

#### Pin Configurations

A1 2 6 A5 6 A5 6 A4 6 A3 6 A1 6 A0 6 VOI 6	1 2 3 4 5 6 7 8 9	28 27 26 25 24 23 22 21 20 19		(CC VE) NO NB NB NB N
	7 ≒	22	F :	₩'
A3 (	37	22	р (	DΕ
A2 9	18	21	þ,	110
A1 I	19	20	Þö	Œ
AO I	110	19	þį	<i>K</i> 07
1000	<b>=</b> 111	18	þι	/06
VOI I	<b>1</b> 12	17	Þι	/05
NOS I	iā	16	ь	/04
GND	4.7	15	F i	
GMD (	114	15	г,	/03

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect



Note: PLCC package pins 1 and 17 are DON'T CONNECT.

T-46-13-27




64K (8K x 8) **Paged CMOS** E<sup>2</sup>PROM





T-46-13-27

#### **Block Diagram**



#### **Operating Modes**

Mode	CE	ŌĒ	WE	1/0
Read	ViL	VIL	ViH	Dout
Write <sup>(2)</sup>	VIL	ViH	VIL	DIN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	X	High Z
Write Inhibit	X	Х	VIH	
Write Inhibit	X	VIL	Х	
Output Disable	Х	ViH	Χ .	High Z
Chip Erase	VIL	VH (3)	VIL	High Z
oton 1 V con bo V- or V-		2 V., _ 12 AV J	. 0.537	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to A.C. Programming Waveforms.

#### 3. $V_H = 12.0V \pm 0.5V$ .

#### Description

READ: The AT28PC64 is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual line control gives designers flexibility in preventing bus contention.

WRITE: A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE MODE: The page write operation of the AT28PC64 allows one to 32 bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data byte has been loaded, successive bytes may be loaded in the same manner. Each byte to be written must be loaded into the AT28PC64 within 150µs of the first byte. A5 to A12 determine the page address. The page address must be valid during each high to low transition of WE (or CE). A0 to A4 are used to specify which bytes within the page are to be written. All bytes to be written must share the same page address. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28PC64 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. DATA Polling may begin at any time during the write cycle.

DATA PROTECTION: Hardware features protect against in-advertent writes to the AT28PC64 in the following ways: (a) Vcc sense— if Vcc is below 3.8V (typical) the write function is inhibited. (b) Vcc power on delay—once Vcc has reached 3.8V the device will automatically time out 5ms (typical) before allowing a write. (c) Write inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles. (d) Noise filter—pulses of less than 15ms (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

CHIP CLEAR: The contents of the entire memory of the AT28PC64 may be set to the high state by the use of the CHIP CLEAR operation. By setting  $\overline{CE}$  low and  $\overline{OE}$  to 12 volts, the chip is cleared when a 10ms low pulse is applied to the  $\overline{WE}$  pin. DEVICE IDENTIFICATION: An extra 32 bytes of  $E^2$ PROM memory are available to the user for device identification. By raising A9 to 12  $\pm$  0.5V and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

## ■ AT28PC64

T-46-13-27

### **Absolute Maximum Ratings\***

1	
	Temperature Under Bias55°C to +125°C
I	Storage Temperature65°C to +150°C
	All Input Voltages (including N.C. Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to Vcc +0.6V
	Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



D.C. and A.C. Operating Range

		AT28PC64-15	AT28PC64-20	AT28PC64-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5V±10%	5V±10%	5V±10%

### D.C. Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	Vin=0V to Vcc + 1V	<u>.</u>		10	μА
lo	Output Leakage Current	V <sub>I</sub> /o=0V to V <sub>C</sub> C			10	μА
IsB1 Vcc Standby Current CMOS	Vcc Standby Current CMOS	CE=Vcc3V to Vcc + 1V	Com., Ind.	<del></del>	100	μA
	OF=400-724 to 400 ± 14	Mil.		200	μA	
ISB2	Vcc Standby Current TTL	CE=2.0V to Vcc + 1V			3	mA
lcc	Vcc Active Current	f=5MHz; lour=0mA			80	mA
VIL	Input Low Voltage			<del></del>	0.8	
ViH	Input High Voltage	· · · · · · · · · · · · · · · · · · ·		2.0		<u>·</u>
VoL	Output Low Voltage	loL=2.1mA			.4	
Vон	Output High Voltage	loн=-400μA	·	2.4		

# Pin Capacitance (f=1MHz T=25°C) (5)

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0V
Cout	8	12	pF	Vout = 0V



43E




T-46-13-27

## A.C. Characteristics (1)

Symbol		AT28PC64-15		AT28PC64-20		AT28PC64-25		
	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tce (2)	CE to Output Delay		150		200		250	ns
toE (3)	OE to Output Delay	0	70	0	80	0	100	ns
tor <sup>(4,5)</sup>	CE or OE to Output Float	0	50	0	55	0	60	ns
toн	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

### A.C. Read Waveforms




#### Notes:

- 1. C<sub>L</sub> = 100pF.
  2. CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition
- without impact on  $t_{ACC}$ .

  3.  $\overrightarrow{OE}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the falling edge of CE without impact on tce or by tACC - top after an address change without impact on tACC.
- 4.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5pF).
- 5. This parameter is characterized and is not 100% tested.

#### **Input Test Waveforms and** Measurement Level



tR, tF < 5ns

### **Output Test Load**



**AT28PC64** 

2-108

### ■ AT28PC64

T-46-13-27


\*\* - 1 - 1 - 1

### A.C. Write Characteristics


Symbol	Parameter	Min	Тур	Max	Units
tas, toes	Address, OE Set-up Time	0			ns
tah	Address Hold Time	50			ns
tcs	Chip Select Set-up Time	0			ns
tсн	Chip Select Hold Time	0			ns -
twp	Write Pulse Width (WE or CE)	100	<del></del>	1000	ns
tos	Data Set-up Time	50		<del></del>	ns
tDH,tOEH	Data, OE Hold Time	0 ·		·	ns
twc	Write Cycle Time	-,	1.0	2.0	ms



### A.C. Write Waveforms- WE Controlled



## A.C. Write Waveforms- CE Controlled






T-46-13-27

**Page Mode Write Characteristics** 

Symbol	Parameter	Min	Тур	Max	Units
twc	Write Cycle Time		1	2.0	ms
tas	Address Set-up Time	0			ns
tah	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
ton	Data Hold Time	0			ns
twp	Write Pulse Width	100		1000	ns
tBLC	Byte Load Cycle Time	150			ns
tpLW	Page Load Width			150	μs
twpH	Write Pulse Width High	50			ns


### **Page Mode Write Waveforms**



Notes:

A5 through A12 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

### **Chip Erase Waveforms**



 $t_S = t_H = 1 \mu sec (min.)$   $t_W = 10 m sec (min.)$   $V_H = 12.0 V \pm 0.5 V$ 

AT28PC64

2-110

T-46-13-27


Note: Some systems require increased load cycle time, beyond that permitted by the AT28PC64. The following Page Mour Arrite Characteristics and Waveforms address this situation. Please reference Atmel part number AT28PC64-SL376 to specify this device.

### Page Mode Write Characteristics (AT28PC64-SL376)

Symbol	Parameter	Min	Тур	Max	Units
twc	Write Cycle Time		1	2.0	ms
tas	Address Set-up Time	0			ns
<b>t</b> AH	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
tон	Data Hold Time	0			ns
twp	Write Pulse Width	100		•	ns
<b>TBLC</b>	Byte Load Cycle Time			150	μѕ
twpH	Write Pulse Width High	50			ns



Page Mode Write Waveforms (AT28PC64-SL376)



Notes:

A5 through A12 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.



■ 1074177 0001585 2 ■ATM


# Data Polling Characteristics(1)

T-46-13-27

Symbol Parameter		Min	Тур	Max	Units
tон	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toe .	OE to Output Delay	-		50	ns
twa	Write Recovery Time	0			ns


Note: 1. These parameters are characterized and not 100% tested.

# Data Polling Waveforms




T-46-13-27


NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



T-46-13-27

# Ordering Information

tacc	lcc (mA)		Ordodon Ordo	Daaliana	Onergian Dance	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
150	80	0.1	AT28PC64(E)-15DC AT28PC64(E)-15JC AT28PC64(E)-15LC AT28PC64(E)-15PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)	
			AT28PC64(E)-15DI AT28PC64(E)-15JI AT28PC64(E)-15LI AT28PC64(E)-15PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)	
150	80	0.2	AT28PC64(E)-15DM AT28PC64(E)-15LM	28D6 32L	Military (-55°C to 125°C)	
			AT28PC64(E)-15DM/883 AT28PC64(E)-15LM/883	28D6 . 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
200	80	0.1	AT28PC64(E)-20DC AT28PC64(E)-20JC AT28PC64(E)-20LC AT28PC64(E)-20PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)	
			AT28PC64(E)-20DI AT28PC64(E)-20JI AT28PC64(E)-20LI AT28PC64(E)-20PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)	
200	80	0.2	AT28PC64(E)-20DM AT28PC64(E)-20LM	28D6 32L	Military (-55°C to 125°C)	
	E.		AT28PC64(E)-20DM/883 AT28PC64(E)-20LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	80	0.1	AT28PC64(E)-25DC AT28PC64(E)-25JC AT28PC64(E)-25LC AT28PC64(E)-25PC AT28PC64-W	28D6 32J 32L 28P6 DIE	Commercial (0°C to 70°C)	
			AT28PC64(E)-25DI AT28PC64(E)-25JI AT28PC64(E)-25LI AT28PC64(E)-25PI	28D6 32J 32L 28P6	industrial (-40°C to 85°C)	
250	80	0.2	AT28PC64(E)-25DM AT28PC64(E)-25LM	28D6 32L	Military (-55°C to 125°C)	
			AT28PC64(E)-25DM/883 AT28PC64(E)-25LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
300	80	0.2	AT28PC64(E)-30DM/883 AT28PC64(E)-30LM/883	28D6 32L	Military/883 Class B, Fully Compliant (-55°C to 125°C)	
350	80	0.2	AT28PC64(E)-35DM/883 AT28PC64(E)-35LM/883	28D6 32L	Military/883 Class B, Fully Complian (-55°C to 125°C)	

T-46-13-27

### **Ordering Information**

tacc	Icc (mA)		0-1-10-1-	<b>D</b> 1	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	80	0.2	5962-87514 09 UX 5962-87514 09 XX 5962-87514 09 YX	32K 28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	80	0.2	5962-87514 08 UX 5962-87514 08 XX 5962-87514 08 YX	32K 28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
300	80	0.2	5962-87514 07 UX 5962-87514 07 XX 5962-87514 07 YX	32K 28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
350	80	0.2	5962-87514 06 UX 5962-87514 06 XX 5962-87514 06 YX	32K 28D6 32L	Military/883 Class B, Fully Compliant (-55°C to 125°C)



	Package Type				
28D6	28 Lead, 0.600* Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)				
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)				
32K	32 Lead, Non-Windowed, Ceramic J-Leaded Chip Carrier (JLCC)				
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier OTP (LCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)				
W	Die				
	Options .				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 2 ms				
Ε	High Endurance Option: Endurance = 100K Write Cycles				

