Ultra Low-Noise Low Dropout Voltage Regulator with 1.0 V ON/OFF Control

The MC33761 is an Low DropOut (LDO) regulator featuring excellent noise performances. Thanks to its innovative design, the circuit reaches an impressive 40 $\mu VRMS$ noise level *without* an external bypass capacitor. Housed in a small SOT–23 5 leads–like package, it represents the ideal designer's choice when space and noise are at premium.

The absence of external bandgap capacitor accelerates the response time to a wake–up signal and keeps it within 40 μs (in repetitive mode), making the MC33761 as a natural candidate for portable applications.

The MC33761 also hosts a novel architecture which prevents excessive undershoots in the presence of fast transient bursts, as in any bursting systems.

Finally, with a static line regulation better than –75 dB, it naturally shields the downstream electronics against choppy lines.

Features

- Ultra–Low Noise: 150 nV/ $\sqrt{\rm Hz}$ @ 100 Hz, 40 μ VRMS 100 Hz–100 kHz Typical, I_{out} = 60 mA, Co = 1.0 μ F
- Fast Response Time from OFF to ON: 40 μs Typical at a 200 Hz Repetition Rate
- Ready for 1.0 V Platforms: ON with a 900 mV High Level
- Nominal Output Current of 80 mA with a 100 mA Peak Capability
- Typical Dropout of 90 mV @ 30 mA, 160 mV @ 80 mA
- Ripple Rejection: 70 dB @ 1.0 kHz
- 1.5% Output Precision @ 25°C
- Thermal Shutdown
- V_{out} Available at 2.5 V, 2.8 V, 3.0 V
- Operating Range from -40 to +85°C
- Dual Version is Available as MC33762

Applications

- Noise Sensitive Circuits: VCOs RF Stages, etc.
- Bursting Systems (TDMA Phones)
- All Battery Operated Devices




Figure 1. Simplified Block Diagram




ON Semiconductor™

http://onsemi.com



THIN SOT-23-5 SN SUFFIX CASE 483

PIN CONNECTIONS AND MARKING DIAGRAM



xx = Version

Y = Year

W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

PIN FUNCTION DESCRIPTIONS

Pin#	Pin Name	Function	Description		
1	V _{in}	Powers the IC	A positive voltage up to 12 V can be applied upon this pin.		
2	GND	The IC's ground			
3	ON/OFF	Shuts or wakes-up the IC	A 900 mV level on this pin is sufficient to start the IC. A 150 mV shuts it down.		
4	NC	None	It makes no arm to connect the pin to a known potential, like in a pin-to-pin replacement case.		
5	V _{out}	Delivers the output voltage	This pin requires a 1.0 μF output capacitor to be stable.		

MAXIMUM RATINGS

			Value		
Rating	Pin#	Symbol	Min	Max	Unit
Power Supply Voltage	1	V _{in}	-	12	V
ESD Capability, HBM Model	All Pins	-	-	1.0	kV
ESD Capability, Machine Model	All Pins	-	-	200	V
Maximum Power Dissipation NW Suffix, Plastic Package Thermal Resistance Junction–to–Air	-	P _D R _{θJA}	-	Internally Limited 210	W °C/W
Operating Ambient Temperature Maximum Junction Temperature (Note 1) Maximum Operating Junction Temperature (Note 2)	_	T _A T _{Jmax} T _J	- - -	-40 to +85 150 125	°C °C °C
Storage Temperature Range	-	T _{stg}	-	-60 to +150	°C

ELECTRICAL CHARACTERISTICS

(For typical values T_A = 25°C, for min/max values T_A = -40°C to +85°C, max T_J = 125°C unless otherwise noted)

		•				
Characteristics	Pin#	Symbol	Min	Тур	Max	Unit
Logic Control Specifications						
Input Voltage Range	3	V _{ON/OFF}	0	-	V _{in}	V
ON/OFF Input Resistance (all versions)	3	R _{ON/OFF}	_	250	_	kΩ
ON/OFF Control Voltages (Note 3) Logic Zero, OFF State, $I_O = 50$ mA Logic One, ON State, $I_O = 50$ mA	3	V _{ON/OFF}	- 900	- -	150 -	mV
Currents Parameters						•
Current Consumption in OFF State (all versions) OFF Mode Current: V _{in} = V _{out} + 1.0 V, I _O = 0, V _{OFF} = 150 mV	-	IQ _{OFF}	-	0.1	2.0	μΑ
Current Consumption in ON State (all versions) ON Mode Current: $V_{in} = V_{out} + 1.0 \text{ V}$, $I_O = 0$, $V_{ON} = 3.5 \text{ V}$	-	IQ _{ON}	-	180	-	μΑ
Current Consumption in ON State (all versions), ON Mode Saturation Current: V _{in} = V _{out} – 0.5 V, No Output Load	-	IQ _{SAT}	-	800	-	μΑ
$\begin{aligned} & \text{Current Limit V}_{in} = \text{Vout}_{nom} + 1.0 \text{ V}, \\ & \text{Output is brought to Vout}_{nom} - 0.3 \text{ V (all versions)} \end{aligned}$	_	I _{MAX}	100	180	-	mA

- Internally limited by shutdown.
 Specifications are guaranteed below this value.
 Voltage slope should be greater than 2.0 mV/μs.

 $\label{eq:continued} \textbf{ELECTRICAL CHARACTERISTICS (continued)}$ (For typical values $T_A = 25^{\circ}\text{C}$, for min/max values $T_A = -40^{\circ}\text{C}$ to +85°C, max $T_J = 125^{\circ}\text{C}$ unless otherwise noted)

Characteristics	Pin#	Symbol	Min	Тур	Max	Unit
Output Voltages						
V_{out} + 1.0 V < V_{in} < 6.0 V, T_{A} = 25°C, 1.0 mA < I_{out} < 80 mA 2.5 V		V _{out}	2.462	2.5	2.537	V
2.8 V	5	V _{out}	2.758	2.8	2.842	V
3.0 V	5	V _{out}	2.955	3.0	3.045	V
5.0 V	5	V _{out}	4.925	5.0	5.075	V
Other Voltages up to 5.0 V Available in 50 mV Increment Steps	5	V _{out}	-1.5	Х	+1.5	%
V_{out} + 1.0 V < V_{in} < 6.0 V, T_{A} = -40°C to +85°C, 1.0 mA < I_{out} < 80 mA 2.5 V	5	V _{out}	2.425	2.5	2.575	V
2.8 V	5	V _{out}	2.716	2.8	2.884	V
3.0 V	5	V _{out}	2.91	3.0	3.090	V
5.0 V	5	V _{out}	4.850	5.0	5.150	V
Other Voltages up to 5.0 V Available in 50 mV Increment Steps	5	V _{out}	-3.0	Х	+3.0	%
Line and Load Regulation, Dropout Voltages						
Line Regulation (all versions) $V_{out} + 1.0 \text{ V} < V_{in} < 12 \text{ V}, I_{out} = 80 \text{ mA}$	5/1	Reg _{line}	_	-	20	mV
Load Regulation (all versions) $V_{in} = V_{out} + 1.0 \text{ V}, C_{out} = 1.0 \mu\text{F}, I_{out} = 1.0 \text{ to } 80 \text{ mA}$	5	Reg _{load}	-	-	40	mV
Dropout Voltage (all versions) (Note 4) I _{out} = 30 mA I _{out} = 60 mA I _{out} = 80 mA		V _{in} -V _{out} V _{in} -V _{out} V _{in} -V _{out}	- - -	90 140 160	150 200 250	mV
Dynamic Parameters	<u> </u>	ļ.	ļ		·Į	
Ripple Rejection (all versions) $V_{in} = V_{out} + 1.0 \text{ V} + 1.0 \text{ kHz } 100 \text{ mVpp Sinusoidal Signal}$		Ripple	_	-70	-	dB
Output Noise Density @ 1.0 kHz		-	-	150	-	nV/ √Hz
RMS Output Noise Voltage (all versions) $C_{out} = 1.0 \ \mu\text{F}, \ I_{out} = 50 \ \text{mA}, \ F = 100 \ \text{Hz} \ \text{to} \ 1.0 \ \text{MHz}$		Noise	-	35	-	μV
Output Rise Time (all versions) C_{out} = 1.0 μ F, I_{out} = 50 mA, 10% of Rising ON Signal to 90% of Nominal V_{out}		t _{rise}	-	40	-	μS
Thermal Shutdown	•	•	•	•	•	•
Thermal Shutdown (all versions)	_	_	_	_	125	°C

^{4.} V_{out} is brought to V_{out} – 100 mV.

DEFINITIONS

Load Regulation

The change in output voltage for a change in output current at a constant chip temperature.

Dropout Voltage

The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 100 mV below its nominal value (which is measured at 1.0 V differential value). The dropout level is affected by the chip temperature, load current and minimum input supply requirements.

Output Noise Voltage

This is the integrated value of the output noise over a specified frequency range. Input voltage and output current are kept constant during the measurement. Results are expressed in $\mu VRMS$.

Maximum Power Dissipation

The maximum total dissipation for which the regulator will operate within its specs.

Quiescent Current

The quiescent current is the current which flows through the ground when the LDO operates without a load on its output: internal IC operation, bias etc. When the LDO becomes loaded, this term is called the Ground current. It is actually the difference between the input current (measured through the LDO input pin) and the output current.

Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse technique such that the average chip temperature is not significantly affected. One usually distinguishes *static line regulation* or *DC line regulation* (a DC step in the input voltage generates a corresponding step in the output voltage) from *ripple rejection* or *audio susceptibility* where the input is combined with a frequency generator to sweep from a few hertz up to a defined boundary while the output amplitude is monitored.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 125°C, the regulator turns off. This feature is provided to prevent catastrophic failures from accidental overheating.

Maximum Package Power Dissipation

The maximum power package power dissipation is the power dissipation level at which the junction temperature reaches its maximum operating value, i.e. 125°C. Depending on the ambient temperature, it is possible to calculate the maximum power dissipation and thus the maximum available output current.

Characterization Curves

All curves taken with V_{in} = V_{out} + 1.0 V, V_{out} = 2.8 V, C_{out} = 1.0 μF




Figure 2. Ground Current versus
Output Current

Figure 3. Quiescent Current versus Temperature




Figure 4. Dropout versus Output Current

Figure 5. Output Voltage versus
Output Current




Figure 6. Dropout versus Temperature

APPLICATION HINTS

Input Decoupling

As with any regulator, it is necessary to reduce the dynamic impedance of the supply rail that feeds the component. A 1.0 μ F capacitor either ceramic or tantalum is recommended and should be connected close to the MC33761 package. Higher values will correspondingly improve the overall line transient response.

Output Decoupling

Thanks to a novel concept, the MC33761 is a stable component and does not require any specific Equivalent Series Resistance (ESR) neither a minimum output current. Capacitors exhibiting ESRs ranging from a few m Ω up to 3.0 Ω can thus safely be used. The minimum decoupling value is 1.0 μ F and can be augmented to fulfill stringent load transient requirements. The regulator accepts ceramic chip capacitors as well as tantalum devices.

Noise Decoupling

Unlike other LDOs, the MC33761 is a true low–noise regulator. Without the need of an external bypass capacitor, it typically reaches the incredible level of 40 $\mu VRMS$ overall noise between 100 Hz and 100 kHz. To give maximum insight on noise specifications, ON Semiconductor includes spectral density graphics. The classical bypass capacitor impacts the start–up phase of standard LDOs. However, thanks to its low–noise architecture, the MC33761 operates without a bypass element and thus offers a typical 40 μs start–up phase.

Protections

The MC33761 hosts several protections, giving natural ruggedness and reliability to the products implementing the component. The output current is internally limited to a maximum value of 180 mA *typical* while temperature shutdown occurs if the die heats up beyond 125°C. These values let you assess the maximum differential voltage the device can sustain at a given output current before its protections come into play.

The maximum dissipation the package can handle is given by:

$$P_{max} = \frac{T_{Jmax} - T_{A}}{R_{\theta JA}}$$

If T_{Jmax} is limited to 125°C, then the MC33761 can dissipate up to 470 mW @ 25°C. The power dissipated by the MC33761 can be calculated from the following formula:

$$Ptot = \left(V_{in} \times I_{gnd}(I_{out})\right) + \left(V_{in} - V_{out}\right) \times I_{out}$$

or

$$Vin_{max} = \frac{Ptot + V_{out} \times I_{out}}{I_{gnd} + I_{out}}$$

If a 80 mA output current is needed, the ground current is extracted from the data–sheet curves: 4.0 mA @ 80 mA. For a MC33761SNT1–28 (2.8 V) delivering 80 mA and operating at 25° C, the maximum input voltage will then be 8.3 V.

Typical Applications

The following picture portrays the typical application of the MC33761.





Figure 7. A Typical Application Schematic

As for any low noise designs, particular care has to be taken when tackling Printed Circuit Board (PCB) layout. The figure below gives an example of a layout where stray inductances/capacitances are minimized. This layout is the

basis for the MC33761 performance evaluation board. The BNC connectors give the user an easy and quick evaluation mean.



Understanding the Load Transient Improvement

The MC33761 features a novel architecture which allows the user to easily implement the regulator in burst systems where the time between two current shots is kept very small.

The quality of the transient response time is related to many parameters, among which the closed–loop bandwidth with the corresponding phase margin plays an important role. However, other characteristics also come into play like the series pass transistor saturation. When a current perturbation suddenly appears on the output, e.g. a load increase, the error amplifier reacts and actively biases the PNP transistor. During this reaction time, the LDO is in open–loop and the output impedance is rather high. As a result, the voltage brutally drops until the error amplifier effectively closes the loop and corrects the output error. When the load disappears, the opposite phenomenon takes place with a positive overshoot. The problem appears when this overshoot decays down to the LDO steady–state value.

During this decreasing phase, the LDO stops the PNP bias and one can consider the LDO asleep (Figure 8). If by misfortune a current shot appears, the reaction time is incredibly lengthened and a strong undershoot takes place. This reaction is clearly not acceptable for line sensitive devices, such as VCOs or other Radio–Frequency parts. This problem is dramatically exacerbated when the output current drops to zero rather than a few mA. In this later case, the internal feedback network is the only discharge path, accordingly lengthening the output voltage decay period (Figure 9).

The MC33761 cures this problem by implementing a clever design where the LDO detects the presence of the overshoot and forces the system to go back to steady–state as soon as possible, ready for the next shot. Figure 10 and 11 show how it positively improves the response time and decreases the negative peak voltage.




Figure 8. A Standard LDO Behavior when the Load Current Disappears




Figure 9. A Standard LDO Behavior when the Load Current Appears in the Decay Zone




Figure 10. Without Load Transient Improvement




Figure 11. MC33761 with Load Transient Improvement

MC33761 Has a Fast Start-Up Phase

Thanks to the lack of bypass capacitor the MC33761 is able to supply its downstream circuitry as soon as the OFF to ON signal appears. In a standard LDO, the charging time of the external bypass capacitor hampers the response time. A simple solution consists in suppressing this bypass element but, unfortunately, the noise rises to an

unacceptable level. MC33761 offers the best of both worlds since it no longer includes a bypass capacitor and starts in less than 40 μs typically (Repetitive at 200 Hz). It also ensures a low–noise level of 40 $\mu VRMS$ 100 Hz–100 kHz. The following picture details the typical 33761 start–up phase.





Figure 12. Repetitive Start-Up Waveforms

TYPICAL TRANSIENT RESPONSES






Figure 13. Output is Pulsed from 2.0 mA to 80 mA

Figure 14. Discharge Effects from 0 to 40 mA




Figure 15. Load Transient Improvement Effect

Figure 16. Load Transient Improvement Effect

TYPICAL TRANSIENT RESPONSES




Figure 17. MC33761 Typical Noise Density Performance





Figure 18. MC33761 Typical Ripple Rejection Performance

Figure 19. Typical Output Impedance plot C_{out} = 1.0 μ F, V_{in} = V_{out} + 1.0

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.




THIN SOT-23-5


ORDERING INFORMATION

Device	Voltage Output	Package	Shipping
MC33761SNT1-25	2.5 V	Thin SOT-23-5	3000 Units / Tape & Reel
MC33761SNT1-28	2.8 V	Thin SOT-23-5	3000 Units / Tape & Reel
MC33761SNT1-30	3.0 V	Thin SOT-23-5	3000 Units / Tape & Reel
MC33761SNT1-50	5.0 V	Thin SOT-23-5	3000 Units / Tape & Reel

PACKAGE DIMENSIONS

THIN SOT-23-5 **SN SUFFIX** PLASTIC PACKAGE CASE 483-01 ISSUE B





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
C	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0 °	10°	0°	10°
S	2 50	3 00	0.0985	0 1181

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.