




## **E Series Power MOSFET**

PRODUCT SUMMA	RY	
$V_{DS}$ (V) at $T_{J}$ max.	700	)
R <sub>DS(on)</sub> max. at 25 °C (Ω)	$V_{GS} = 10 V$	0.145
Q <sub>g</sub> max. (nC)	122	2
Q <sub>gs</sub> (nC)	21	
Q <sub>gd</sub> (nC)	37	
Configuration	Sing	le





N-Channel MOSFET

#### FEATURES

- Halogen-free According to IEC 61249-2-21
   Definition
- Low Figure-of-Merit (FOM) Ron x Qg
- Low Input Capacitance (Ciss)
- · Reduced Switching and Conduction Losses
- Ultra Low Gate Charge (Q<sub>q</sub>)
- Avalanche Energy Rated (UIS)
- Compliant to RoHS Directive 2002/95/EC

#### **APPLICATIONS**

- Server and Telecom Power Supplies
- Switch Mode Power Supplies (SMPS)
- Power Factor Correction Power Supplies (PFC)
- Lighting
  - High-Intensity Discharge (HID)
  - Fluorescent Ballast Lighting
- Industrial
  - Welding
  - Induction Heating
  - Motor Drives
  - Battery Chargers
  - Renewable Energy
  - Solar (PV Inverters)

ORDERING INFORMATION							
Package	TO-247AC						
Lead (Pb)-free and Halogen-free	SiHG24N65E-GE3						

<b>ABSOLUTE MAXIMUM RATINGS (T</b> C	= 25 °C, unless otherw	ise noted)		
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V <sub>DS</sub>	650	
Gate-Source Voltage		N/	$ \begin{array}{c c} & 650 \\ \hline \\ GS & \pm 20 \\ \hline \\ 30 \\ \hline \\ D \\ \hline \\ \hline$	V
Gate-Source Voltage AC (f > 1 Hz)		V <sub>GS</sub>	30	
Continuous Drain Current (T. 150 °C)	$V_{GS} \text{ at } 10 \text{ V} \qquad \frac{T_{C} = 25 \text{ °C}}{T_{C} = 100 \text{ °C}}$		24	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	$T_{\rm C} = 100 ^{\circ}{\rm C}$	٦U	16	А
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	70		
Linear Derating Factor			2	W/°C
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	508	mJ
Maximum Power Dissipation	PD	250	W	
Operating Junction and Storage Temperature Rang	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Drain-Source Voltage Slope $T_J = 125 \text{ °C}$		d\//dt	37	1//20
Reverse Diode dV/dt <sup>d</sup>		dV/dt	11	V/ns
Soldering Recommendations (Peak Temperature)	for 10 s		300°	°C

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b.  $V_{DD}$  = 50 V, starting T<sub>J</sub> = 25 °C, L = 28.2 mH, R<sub>g</sub> = 25  $\Omega$ , I<sub>AS</sub> = 6 A.

c. 1.6 mm from case.

d.  $I_{SD} \leq I_D$ , dl/dt = 100 A/µs, starting  $T_J$  = 25 °C.

S11-2088 Rev. B, 31-Oct-11

1



COMPLIANT

HALOGEN



Vishay Siliconix

PARAMETER	SYMBOL	TYP.		MAX.		UNIT			
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-		62					
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	- 0.5 °C/W							
SPECIFICATIONS (T <sub>J</sub> = 25 °C, u	nless otherwi	se noted)							
PARAMETER	SYMBOL	TES	T CONDITI	ONS	MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> -	= 0 V, I <sub>D</sub> = 2	250 μA	650	-	-	V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, $I_D$ = 250 $\mu$ A		-	0.72	-	V/°C		
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 2	250 µA	2	-	4	V	
Gate-Source Leakage			$V_{GS} = \pm 20$	V	-	-	± 100	nA	
		Cotherwise noted)         MBOL       TEST CONDITIONS       MIN.       TYP.       MAX.         VDS $V_{GS} = 0 V$ , $I_D = 250 \mu A$ 650       -       - $V_{DS}/T_J$ Reference to 25 °C, $I_D = 250 \mu A$ -       0.72       - $V_{GS}(h)$ $V_{DS} = V_{GS}, I_D = 250 \mu A$ 2       -       4         Iass $V_{GS} = 420 V$ -       -       10 $V_{DS} = 520 V, V_{GS} = 0 V$ -       -       1 $V_{DS} = 520 V, V_{GS} = 0 V, T_J = 125 °C$ -       -       10 $N_{DS} = 520 V, V_{GS} = 0 V, T_J = 125 °C$ -       -       10 $N_{DS} = 520 V, V_{GS} = 0 V, T_J = 125 °C$ -       -       10 $N_{DS} = 520 V, V_{GS} = 0 V, T_J = 125 °C$ -       7.1       - $Q_{S}$ $V_{DS} = 8 V, I_D = 5 A$ -       7.1       - $C_{ISS}$ $V_{GS} = 10 V, I_D = 24 A, V_{DS} = 520 V$ -       21       - $Q_{gd}$ $V_{GS} = 10 V, I_D = 24 A, V_{DS} = 520 V$ -       21       - $Q_{gd}$ $V_{GS} = 10 V, R_g = 9.1 \Omega$ -       84       126 $t_r$ $V_{GS} = 10 V$							
Zero Gate Voltage Drain Current	IDSS	$\begin{tabular}{ c c c c c } \hline V_{DS} & V_{GS} = 0 \ V, \ I_D = 250 \ \mu A & 650 & - & - \\ \hline \Delta V_{DS}/T_J & Reference to 25 \ ^{\circ}C, \ I_D = 250 \ \mu A & - & 0.72 & - \\ \hline V_{GS(th)} & V_{DS} = V_{GS}, \ I_D = 250 \ \mu A & 2 & - & 4 \\ \hline I_{GSS} & V_{GS} = \pm 20 \ V & - & - & \pm 100 \\ \hline I_{DSS} & V_{DS} = 650 \ V, \ V_{GS} = 0 \ V & - & - & 11 \\ \hline V_{DS} = 520 \ V, \ V_{GS} = 0 \ V, \ T_J = 125 \ ^{\circ}C & - & - & 10 \\ \hline R_{DS(on)} & V_{GS} = 10 \ V & I_D = 12 \ A & - & 0.120 & 0.145 \\ \hline g_{fs} & V_{DS} = 8 \ V, \ I_D = 5 \ A & - & 7.1 & - \\ \hline \hline C_{iss} & V_{DS} = 8 \ V, \ I_D = 5 \ A & - & 7.1 & - \\ \hline \hline C_{rss} & V_{GS} = 10 \ V, \ I_D = 100 \ V, \ f = 1 \ MHz & - & 4 & - \\ \hline C_{qg} & V_{GS} = 10 \ V & I_D = 24 \ A, \ V_{DS} = 520 \ V & - & 21 & - \\ \hline \hline Q_{qd} & V_{GS} = 10 \ V, \ I_D = 24 \ A, \ V_{DS} = 520 \ V & - & 21 & - \\ \hline C_{qg} & V_{GS} = 10 \ V, \ I_D = 24 \ A, \ V_{DS} = 520 \ V & - & 21 & - \\ \hline C_{rs} & V_{DD} = 520 \ V, \ I_D = 24 \ A, \ V_{DS} = 520 \ V & - & 21 & - \\ \hline C_{rs} & V_{DD} = 520 \ V, \ V_{GS} = 10 \ V & - & 24 \ 48 \ - & 84 \ 126 \ - & 70 \ 105 \ - & 70 \ 105 \ - & 70 \ 105 \ - & - & 69 \ 104 \\ \hline \end{tabular}$	μA						
Drain-Source On-State Resistance	R <sub>DS(on)</sub>			-	0.120	0.145	Ω		
Forward Transconductance		V <sub>D</sub>	<sub>S</sub> = 8 V, I <sub>D</sub> =	= 5 A	-	7.1	-	S	
Dynamic		1			<u> </u>	<b>I</b>	1		
Input Capacitance	C <sub>iss</sub>		$V_{ee} = 0.V$		-	2740	-		
Output Capacitance			V <sub>DS</sub> = 100 \	Ι,	-	122	-	pF	
Reverse Transfer Capacitance	C <sub>rss</sub>	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
Total Gate Charge	Qg								
Gate-Source Charge	Q <sub>gs</sub>		nC						
Gate-Drain Charge	Q <sub>gd</sub>		-						
Turn-On Delay Time	t <sub>d(on)</sub>				-	24	48		
Rise Time	t <sub>r</sub>	Voo =	= 520 V. In =	= 24 A.	-	84	126	ns	
Turn-Off Delay Time	t <sub>d(off)</sub>				-	70	105	113	
Fall Time	•				-	69	104		
Gate Input Resistance	R <sub>g</sub>	f = 1	MHz, open	drain	-	0.68	-	Ω	
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	IS	showing the			-	-	24	А	
Pulsed Diode Forward Current	I <sub>SM</sub>			96					
Diode Forward Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °0	C, I <sub>S</sub> = 24 A	, V <sub>GS</sub> = 0 V	-	-	1.2	V	
Reverse Recovery Time	t <sub>rr</sub>	1			-	517	-	ns	
Reverse Recovery Charge	Q <sub>rr</sub>	$T_J = 2$	5 °C, I <sub>F</sub> = I <sub>S</sub>	= 24 A,	-	9.7	-	μC	
Reverse Recovery Current	I <sub>RRM</sub>	dl/dt = 100 A/μs, V <sub>R</sub> = 20 V		_	30	_	A		

The information shown here is a preliminary product proposal, not a commercial product datasheet. Vishay Siliconix is not committed to produce this or any similar product. This information should not be used for design purposes, nor construed as an offer to furnish or sell such products.



Vishay Siliconix

### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

S11-2088 Rev. B, 31-Oct-11

Document Number: 91476

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



**Vishay Siliconix** 






Fig. 7 - Typical Source-Drain Diode Forward Voltage








Fig. 9 - Maximum Drain Current vs. Case Temperature





Fig. 10 - Temperature vs. Drain-to-Source Voltage





S11-2088 Rev. B, 31-Oct-11

4






Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform




Fig. 17 - Gate Charge Test Circuit

Vishay Siliconix



### **Vishay Siliconix**

#### Peak Diode Recovery dV/dt Test Circuit




Fig. 18 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91476">www.vishay.com/ppg?91476</a>.

S11-2088 Rev. B, 31-Oct-11


6




**Vishay Siliconix** 



### **TO-247AC (HIGH VOLTAGE)**





DIM.	MILLIMETERS		INCHES			MILLIMETERS		INC					
	MIN.	MAX.	MIN.	MAX.	DIM.	MIN.	MAX.	MIN.					
А	4.65	5.31	0.183	0.209	D2	0.51	1.30	0.020					
A1	2.21	2.59	0.087	0.102	E	15.29	15.87	0.602					
A2	1.50	2.49	0.059	0.098	E1	13.72	-	0.540					
b	0.99	1.40	0.039	0.055	е	5.46 BSC		5.46 BSC		5.46 BSC		0.215	5
b1	0.99	1.35	0.039	0.053	Øk	0.254		0.254		0.254		0.0	)
b2	1.65	2.39	0.065	0.094	L	14.20	16.10	0.559					
b3	1.65	2.37	0.065	0.093	L1	3.71	4.29	0.146					
b4	2.59	3.43	0.102	0.135	Ν			0.300 BSC	I				
b5	2.59	3.38	0.102	0.133	ØР	3.56	3.66	0.140					
С	0.38	0.86	0.015	0.034	Ø P1	-	7.39	-					
c1	0.38	0.76	0.015	0.030	Q	5.31	5.69	0.209	I				
D	19.71	20.70	0.776	0.815	R	4.52	5.49	0.178					
D1	13.08	-	0.515	0.515 -		5.51 BSC		0.217	7				

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Contour of slot optional.

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.

4. Thermal pad contour optional with dimensions D1 and E1.

5. Lead finish uncontrolled in L1.

6. Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154").

7. Outline conforms to JEDEC outline TO-247 with exception of dimension c.



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.