



## 100351 Low Power Hex D Flip-Flop


### General Description

The 100351 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of common Clock inputs ( $CP_a$  and  $CP_b$ ) and common Master Reset (MR) input. Data enters a master when both  $CP_a$  and  $CP_b$  are LOW and transfers to the slave when  $CP_a$  and  $CP_b$  (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 k $\Omega$  pull-down resistors.

### Features

- 40% power reduction of the 100151
- 2000V ESD protection
- Pin/function compatible with 100151
- Voltage compensated operating range: -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9457901


### Logic Symbol




Pin Names	Description
$D_0-D_5$	Data Inputs
$CP_a, CP_b$	Common Clock Inputs
MR	Asynchronous Master Reset Input
$Q_0-Q_5$	Data Outputs
$\bar{Q}_0-\bar{Q}_5$	Complementary Data Outputs

## Connection Diagrams


24-Pin DIP



24-Pin Quad Cerpak



## Logic Diagram



## Truth Tables (Each Flip-flop)

### Synchronous Operation

Inputs				Outputs
D <sub>n</sub>	CP <sub>a</sub>	CP <sub>b</sub>	MR	Q <sub>n(t+1)</sub>
L	~	L	L	L
H	~	L	L	H
L	L	~	L	L
H	L	~	L	H
X	H	~	L	Q <sub>n(t)</sub>
X	~	H	L	Q <sub>n(t)</sub>
X	L	L	L	Q <sub>n(t)</sub>

### Asynchronous Operation

Inputs				Outputs
D <sub>n</sub>	CP <sub>a</sub>	CP <sub>b</sub>	MR	Q <sub>n(t+1)</sub>
X	X	X	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

t = Time before CP positive transition


t+1 = Time after CP positive transition

~ = LOW-to-HIGH transition





## Test Circuitry (Continued)




DS100318-6

### Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$   
 L1 and L2 = equal length  $50\Omega$  impedance lines  
 $R_T = 50\Omega$  terminator internal to scope  
 Decoupling  $0.1 \mu F$  from GND to  $V_{CC}$  and  $V_{EE}$   
 All unused outputs are loaded with  $50\Omega$  to GND  
 $C_L = \text{Jig and stray capacitance } \leq 3 \text{ pF}$

FIGURE 2. Toggle Frequency Test Circuit


## Switching Waveforms




DS100318-7

FIGURE 3. Propagation Delay (Clock) and Transition Times

## Switching Waveforms (Continued)



**FIGURE 4. Propagation Delay (Reset)**




**Notes:**

- $t_s$  is the minimum time before the transition of the clock that information must be present at the data input.
- $t_h$  is the minimum time after the transition of the clock that information must remain unchanged at the data input.


**FIGURE 5. Setup and Hold Time**

## Physical Dimensions

inches (millimeters) unless otherwise noted



24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D)  
NS Package Number J24E



24-Lead Quad Cerpac (F)  
NS Package Number W24B