

FEATURES

- Dynamically programmable clock speeds of 18, 36, 49, and 74 MHz at 2.5 V
- n Performance matching 100-MHz Intel® Pentium-based PC
- n Socket and register compatible with CL-PS7111

n Ultra low power

- Designed for applications that require long battery life while using standard AA/AAA batteries or rechargeable cells
- 170 mW at 74 MHz in the Operating State
- 50 mW at 18 MHz in the Operating State
- 15 mW in the Idle State (clock to the CPU stopped, everything else running)
- 10 µW in the Standby State (realtime clock 'on', everything else stopped)

n LCD controller

- Interfaces directly to a single-scan panel monochrome
 I CD
- Panel width size is programmable from 32 to 1024 pixels in 16-pixel increments

High-Performance
Ultra-Low-Power
System-on-Chip
with LCD Controller


OVERVIEW

The EP7211 is designed for ultra-low-power applications such as organizers/PDAs, two-way pagers, smart cellular phones, and industrial hand-held information appliances. The core-logic functionality of the device is built around an ARM720T processor with 8 K-bytes of four-way set-associative unified cache and a write buffer. Incorporated into the ARM720T is an enhanced memory management unit (MMU) which allows for Microsoft Windows CE support.

The EP7211 also includes a 32-bit Y2K-compliant Real-Time Clock (RTC) and comparator.

(cont.)

Functional Block Diagram



(cont.)



FEATURES (cont.)

- Video frame buffer size programmable up to 128 K-bytes
- Bits per pixel programmable from 1, 2, or 4

n ARM720T processor

- ARM7TDMI CPU
- 8 K-bytes of four-way set-associative cache
- MMU with 64-entry TLB (transition look-aside buffer)
- Write Buffer
- Windows[®] CE enabled
- Thumb code support enabled

n DRAM controller

- Supports both 16- and 32-bit-wide DRAMs
- EDO support (Fast Page Mode support for 13 MHz and 18 MHz operation only)

n ROM/SRAM/FLASH memory control

- Decodes 4, 5, or 6 separate memory segments of up to 256 Mbytes each
- Each segment can be configured as 8, 16, or 32 bits wide and supports page-mode access
- Programmable access time for conventional ROM/SRAM/FLASH memory

n 37.5 K-bytes of on-chip SRAM for fast program execution and/or as a frame buffer

- n On-chip ROM; for manufacturing boot-up support
- n Four synchronous serial interfaces
 - ADC (SSI1) Interface: Master mode only; SPI^{®1} and Microwire1^{®2}-compatible (128 kbps operation)
 - SSI2 Interface: Master/Slave mode; SPI/Microwire2 compatible (512 kbps operation)

- Audio Codec Interface: (64 kbps operation); for 18 Mhz operation only
- Multimedia Codec Port (Interfaces to Philips' UCB1100 and UCB1200 codecs) (9.216 Mbps operation)

n 27-bits of general-purpose I/O

- Three 8-bit and one 3-bit GPIO port
- Supports scanning keyboard matrix

n Two UARTs (16550 type)

- Supports bit rates up to 115.2 kbps
- Contains two 16-byte FIFOs for TX and RX
- UART1 supports modem control signals

n SIR (up to 115.2 kbps) infrared encoder

 IrDA (Infrared Data Association) SIR protocol encoder can be optionally switched into TX and RX signals of UART1

n DC-to-DC converter interface (PWM)

- Provides two 96-kHz clock outputs with programmable duty ratio (from 1-in-16 to 15-in-16) that can be used to drive a DC to DC converter
- n Two timer counters
- n 208-pin LQFP and 256-ball PBGA packages
- Evaluation kit available with BOM, schematics, sample code, and design database
- n Support for up to two ultra-low-power CL-PS6700 PC Card controllers
- n Dedicated LED flasher pin from RTC
- Full JTAG boundary scan and Embedded ICE support

OVERVIEW (cont.)

Power Management

The EP7211 is designed for ultra-low-power operation. Its core operates at only 2.5 V, while its I/O has an operation range of 2.5 V–3.3 V. The device has three basic power states:

- **Operating** This state is the full performance state. All the clocks and peripheral logic are enabled.
- Idle This state is the same as the Operating State, except the CPU clock is halted while waiting for an event such as a key press.
- **Standby** This state is equivalent to the computer being switched off (no display), and the main oscillator shut down. An event such as a key press can wake-up the processor.

Memory Interfaces

There are two main external memory interfaces.

The first one is the ROM/SRAM/FLASH-style interface that has programmable wait-state timings and includes burst-mode capability, with eight chip selects decoding six 256-Mbyte sections of addressable space. For maximum flexibility, each bank can be specified to be 8, 16, or 32 bits wide. This allows the use of 8-bit-wide boot ROM options to minimize overall system cost. The on-chip boot ROM can be used in product manufacturing to serially download system code into system FLASH memory. To further minimize system memory requirements and cost, the ARM Thumb[®] instruction set is supported, providing for the

SPI is a registered trademark of Motorola®.

² Microwire is a registered trademark of National Semiconductor.



OVERVIEW (cont.)

use of high-speed 32-bit operations in 16-bit op-codes and yielding industry-leading code density.


The second is the programmable 16- or 32-bit-wide DRAM interface that allows direct connection of up to two banks of DRAM, each bank containing up to 256 Mbytes. To assure the lowest possible power consumption, the EP7211 supports self-refresh DRAMs, which are placed in a low-power state by the device when it enters the low-power Standby State. EDO and Fast Page DRAM are supported.

A DMA address generator is also provided that fetches video display data for the LCD controller from main

DRAM memory. The display frame buffer start address is programmable. In addition, the built-in LCD controller can utilize external or internal SRAM for memory, thus eliminating the need for DRAMs.

Serial Interfaces

The EP7211 includes two 16550-type UARTs for RS-232 serial communications, both of which have two 16-byte FIFOs for receiving and transmitting data. The UARTs support bit rates up to 115.2 kbps. An IrDA SIR protocol encoder/decoder can be optionally switched into the RX/TX signals to/from one of the UARTs to





OVERVIEW (cont.)

enable these signals to drive an infrared communication interface directly.

Four synchronous serial interfaces (codec, SSI1, SSI2, and MCP) are provided. Three of them (codec, SSI2, and MCP) are multiplexed onto a single set of interface pins. The full-duplex codec interface allows direct connection of a standard audio codec chip to the EP7211, allowing storage and playback of sound. SSI2 supports both master and slave mode. SSI1 supports master mode only. Both SSI1 and SSI2 support two industry-standard protocols (SPI® and Microwire®) for interfacing standard devices (e.g. Max148/9 or AD7811/12 ADC) and for allowing peripheral expansion (e.g. a digitizer pen). A Multimedia CODEC Port (MCP) can be used to communicate with a multi-functional codec device like the Philips® UCB1100.

Packaging

The EP7211 is available in a 208-pin LQFP package and a 256-ball PBGA package.

System Design

As shown in system block diagram, simply adding desired memory and peripherals to the highly integrated EP7211 completes a low-power system solution. All necessary interface logic is integrated onchip.

Development Boards

Cirrus Logic offers an evaluation and development environment for the EP7211 in the form of the EDB7211-2 Development Kit.

The EDB7211-2 developmnet kit is a complete development platform with access to the features and capabilities of the EP7211. The kit provides the tools required for developing and testing the design of a highly integrated EP7211 system.

Direct Sales Offices

Domestic

NORTHERN CA

Fremont

TEL: 510/623-8300 FAX: 510/252-6020

SOUTHERN CA

Los Angeles TEL: 310/826-9382

310/826-1602 FAX: 310/826-9532

NORTHWESTERN AREA Portland, OR

TEL: 503/620-5547 FAX: 503/620-5665

SOUTH CENTRAL AREA

Austin, TX TEL: 512/338-1831 FAX: 512/339-0196

CENTRAL AREA Chicago, IL

TEL: 847/884-6750 FAX: 847/884-6795

MID-ATLANTIC AREA

Columbia, MD TEL: 410/740-5654 FAX: 410/740-6961

SOUTHEASTERN AREA

Raleigh, NC

TEL: 919/859-5210 FAX: 919/859-5334 Boca Raton, FL TEL: 561/395-1613 FAX: 561/395-1373 International

FRANCE

Paris

TEL: 33/1-48-12-2812 FAX: 33/1-48-12-2810

GERMANY

Herrsching TEL: 49/81-52-92460 FAX: 49/81-52-924699

HONG KONG

Kowloon

TEL: 852-2376-0801 FAX: 852-2375-1202

JAPAN Tokyo

TEL: 81/3-3340-9111 FAX: 81/3-3340-9120

KOREA

Seoul

TEL: 82/2-565-8561 FAX: 82/2-565-8565

TEL: 65/743-4111 FAX: 65/742-4111

TAIWAN

Taipei

TEL: 886/2-2718-4533 FAX: 886/2-2718-4526

UNITED KINGDOM

Bucks, England TEL: 44/01628-472211 FAX: 44/01628-486114

Cirrus Logic...where Analog meets Digital™

Cirrus Logic is a premier supplier of precision linear circuits and mixed-signal system-level chip solutions, the latter of which demand high-performance mixed-signal processing, embedded DSP, algorithms and firmware. The company's products, sold under its own name and the Crystal[®] product brand, enable high-volume applications in mass storage, communications, consumer electronics and industrial markets.

With more than 800 patents (issued and pending), Cirrus Logic continues to expand its intellectual property portfolio through R&D investments. Approximately 40 percent of the company's patents involve mixed-signal technology, a key to innovating system-on-chip solutions. Over the past decade, Cirrus Logic has achieved more than 50 industry firsts, many of which have set new standards within their respective markets.

To learn how your Cirrus Logic can add high value and differentiation to your products, contact one of our system and applications specialists today.

Copyright @ 1999 Cirrus Logic, Inc. All rights reserved. Printed in USA.

Advance product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners, which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.

Cirrus Logic, Inc. 3100 West Warren Ave., Fremont, CA 94538 TEL: 510/623-8300 FAX: 510/252-6020

Publications Ordering: 800/359-6414 (USA) or 510/249-4200 http://www.cirrus.com Worldwide Web:

PB452PP03 (ver.03)