

AS7C1024  
AS7C1024L  
AS7C31024  
AS7C31024L

## 128Kx8 CMOS SRAM (Common I/O) family


## Features

- Organization: 131,072 words  $\times$  8 bits
  - High speed
    - 10/12/15/20 ns address access time
    - 3/3/4/5 ns output enable access time
  - Low power consumption available
    - Active: 180 mW max (3V, 15 ns)
    - Standby: 1.8 mW max, CMOS I/O
    - Very low DC component in active power
  - 2.0V data retention
  - Equal access and cycle times
  - Easy memory expansion with  $\overline{\text{CE1}}$ ,  $\overline{\text{CE2}}$ ,  $\overline{\text{OE}}$  inputs


- TTL/LVTTL-compatible, three-state I/O
  - 32-pin JEDEC standard packages
    - 300 mil PDIP and SOJ
      - Socket compatible with 7C512 (64K×8)
    - 400 mil SOJ
    - 8mm × 20mm TSOP
  - ESD protection ≥ 2000 volts
  - Latch-up current ≥ 200 mA
  - 3.3V and 5.0V versions available
  - Industrial and commercial temperature available
  - Intelliwatt™ low power and CPG versions available

SRAM

## Logic block diagram



## Pin arrangement



## Selection guide

	-10	-12	-15	-20	Unit
Maximum address access time	10	12	15	20	ns
Maximum output enable access time	3	3	4	5	ns
Maximum operating current	AS7C1024	175	160	120	mA
	AS7C1024L	–	120	95	mA
	AS7C31024	150	100	70	mA
	AS7C31024L	–	60	50	mA
Maximum static standby current (L)	0.1	0.1	0.1	0.1	mA

**Shaded areas contain advance information.**



## Functional description

SRAM

The AS7C1024 and AS7C31024 are high performance CMOS 1,048,576-bit Static Random Access Memories (SRAM) organized as 131,072 words  $\times$  8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 10/12/15/20 ns with output enable access times ( $t_{OE}$ ) of 3/3/4/5 ns are ideal for high performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with multiple-bank systems.

When CE1 is HIGH or CE2 is LOW the device enters standby mode. If inputs are still toggling, the devices will consume  $I_{SB}$  power. If the bus is static, then full standby power is reached ( $I_{SB1}$  or  $I_{SB2}$ ). The 31024L for example, is guaranteed not to exceed 0.33mW under nominal full standby conditions. All devices in this family will retain data when  $V_{CC}$  is reduced as low as 2.0V.

A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/O0-I/O7 is written on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).

A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) HIGH. The chip drives I/O pins with the data word referenced by the input address. When either chip enable is inactive, output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL/LVTTL-compatible, and operation is from a single 5V supply or 3.3V supply. 128Kx8 and 64Kx16 SRAMs are also available in ultra-low power Intelliwatt™ versions. For Intelliwatt specifications, please see the AS7C31024LL and AS7C31026LL datasheets respectively. The revolutionary pinout (CPG) version of the 128Kx8 may be found as AS7C1025, AS7C31025.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	$V_t$	-0.5	+7.0	V
Power dissipation	$P_D$	-	1.0	W
Storage temperature (plastic)	$T_{stg}$	-55	+150	°C
Temperature under bias	$T_{bias}$	-10	+85	°C
DC output current	$I_{out}$	-	20	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

CE1	CE2	WE	OE	Data	Mode
H	X	X	X	High Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
X	L	X	X	High Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
L	H	H	H	High Z	Output disable
L	H	H	L	$D_{out}$	Read
L	H	L	X	$D_{in}$	Write

Key: X = Don't Care, L = LOW, H = HIGH



## Recommended operating conditions

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage	5V devices V <sub>CC</sub>	4.5	5.0	5.5	V
	3.3V devices V <sub>CC</sub>	3.0	3.3	3.6	V
Input voltage	GND	0.0	0.0	0.0	V
	AS7C1024 V <sub>IH</sub>	2.2	–	V <sub>CC</sub> + 0.5	V
	AS7C31024 V <sub>IH</sub>	2.0	–	V <sub>CC</sub> + 0.5	V
<sup>†</sup> V <sub>IL</sub> min = –3.0V for pulse width less than t <sub>RC</sub> /2.		V <sub>IL</sub> <sup>†</sup>	–0.5	–	0.8

SRAM

DC input/output characteristics, AS7C1024 family<sup>I</sup>

Parameter	Symbol	Test conditions	-10		-12		-15		-20	
			Min	Max	Min	Max	Min	Max	Min	Max
Input leakage current	I <sub>LI</sub>	V <sub>CC</sub> = Max, V <sub>in</sub> = GND to V <sub>CC</sub>	–	1	–	1	–	1	–	1
Output leakage current	I <sub>LO</sub>	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , V <sub>CC</sub> = Max, V <sub>out</sub> = GND to V <sub>CC</sub>	–	1	–	1	–	1	–	1
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = Min	–	0.4	–	0.4	–	0.4	–	0.4
	V <sub>OH</sub>	I <sub>OH</sub> = –4 mA, V <sub>CC</sub> = Min	2.4	–	2.4	–	2.4	–	2.4	–

Shaded areas contain advance information.

Power supply characteristics, AS7C1024 and AS7C1024L<sup>I</sup>

Parameter	Symbol	Test conditions	-10		-12		-15		-20		
			Min	Max	Min	Max	Min	Max	Min	Max	
Operating power supply current	I <sub>CC</sub>	CET = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , f = f <sub>max</sub> , I <sub>out</sub> = 0 mA	–	175	–	160	–	120	–	110	
		L	–	–	–	120	–	95	–	80	
	I <sub>SB</sub>	CET = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , f = f <sub>max</sub> , all inputs toggling	–	55	–	50	–	40	–	40	
Standby power supply current	I <sub>SB1</sub>	Chip disabled, f = 0, V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> –0.2V	–	5	–	5	–	5	–	5	
	I <sub>SB2</sub>	Chip disabled, f = 0, t <sub>A</sub> = 25°C V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> –0.2V,	L	–	–	–	0.5	–	0.5	–	0.5

Shaded areas contain advance information.

## AS7C1024 family



### Power supply characteristics, AS7C31024 and AS7C31024L<sup>I</sup>

Parameter	Symbol	Test conditions	-10		-12		-15		-20		Unit	
			Min	Max	Min	Max	Min	Max	Min	Max		
Operating power supply current	I <sub>CC</sub>	$\overline{CET} = V_{IL}$ , $CE2 = V_{IH}$ , $f = f_{max}$ , $I_{out} = 0$ mA	L	–	150	–	100	–	70	–	65	mA
				–	–	–	60	–	50	–	45	mA
Standby power supply current	I <sub>SB</sub>	$\overline{CET} = V_{IH}$ or $CE2 = V_{IL}$ , $f = f_{max}$	L	–	55	–	50	–	40	–	40	mA
				–	–	–	35	–	25	–	25	mA
Standby power supply current	I <sub>SB1</sub>	Chip disabled, $f = 0$ , $V_{in} \leq 0.2V$ or $V_{in} \geq V_{CC}-0.2V$	L	–	5	–	5	–	5	–	5	mA
				–	–	–	0.5	–	0.5	–	0.5	mA
Standby power supply current	I <sub>SB2</sub>	Chip disabled, $f = 0$ , $t_A = 25C$ $V_{in} \leq 0.2V$ or $V_{in} \geq V_{CC}-0.2V$ ,	L	–	–	–	0.1	–	0.1	–	0.1	mA
				–	–	–	0.1	–	0.1	–	0.1	mA

Shaded areas contain advance information.

### Capacitance<sup>2</sup>

( $f = 1$  MHz,  $T_a$  = Room temperature,  $V_{CC} = 5V$ )

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, $\overline{CET}$ , CE2, WE, OE	V <sub>in</sub> = 0V	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	V <sub>in</sub> = V <sub>out</sub> = 0V	7	pF

### Read cycle<sup>3,9,12</sup>

Parameter	Symbol	-10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t <sub>RC</sub>	10	–	12	–	15	–	20	–	ns	
Address access time	t <sub>AA</sub>	–	10	–	12	–	15	–	20	ns	3
Chip enable (CET) access time	t <sub>ACE1</sub>	–	10	–	12	–	15	–	20	ns	3, 12
Chip enable (CE2) access time	t <sub>ACE2</sub>	–	10	–	12	–	15	–	20	ns	3, 12
Output enable (OE) access time	t <sub>OE</sub>	–	3	–	3	–	4	–	5	ns	
Output hold from address change	t <sub>OH</sub>	2	–	3	–	3	–	3	–	ns	5
CET LOW to output in Low Z	t <sub>CLZ1</sub>	3	–	3	–	3	–	3	–	ns	4, 5, 12
CE2 HIGH to output in Low Z	t <sub>CLZ2</sub>	3	–	3	–	3	–	3	–	ns	4, 5, 12
CET HIGH to output in High Z	t <sub>CHZ1</sub>	–	3	–	3	–	4	–	5	ns	4, 5, 12
CE2 LOW to output in High Z	t <sub>CHZ2</sub>	–	3	–	3	–	4	–	5	ns	4, 5, 12
OE LOW to output in Low Z	t <sub>OLZ</sub>	0	–	0	–	0	–	0	–	ns	4, 5
OE HIGH to output in High Z	t <sub>OHZ</sub>	–	3	–	3	–	4	–	5	ns	4, 5
Power up time	t <sub>P<sub>U</sub></sub>	0	–	0	–	0	–	0	–	ns	4, 5, 12
Power down time	t <sub>P<sub>D</sub></sub>	–	10	–	12	–	15	–	20	ns	4, 5, 12




## Key to switching waveforms

Rising input


Falling input

Undefined output/don't care

## Read waveform 1 3,6,7,9,12



## Read waveform 2 3,6,8,9,12



 $\overline{CE1}$  and  $CE2$  controlled

SRAM

Write cycle  $I_1, I_2$ 

Parameter	Symbol	-10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	10	-	12	-	15	-	20	-	ns	
Chip enable ( $\overline{CE1}$ ) to write end	$t_{CW1}$	9	-	10	-	12	-	12	-	ns	12
Chip enable ( $CE2$ ) to write end	$t_{CW2}$	9	-	10	-	12	-	12	-	ns	12
Address setup to write end	$t_{AW}$	9	-	10	-	12	-	12	-	ns	
Address setup time	$t_{AS}$	0	-	0	-	0	-	0	-	ns	12
Write pulse width	$t_{WP}$	7	-	8	-	9	-	12	-	ns	
Address hold from end of write	$t_{AH}$	0	-	0	-	0	-	0	-	ns	
Data valid to write end	$t_{DW}$	6	-	6	-	9	-	10	-	ns	
Data hold time	$t_{DH}$	0	-	0	-	0	-	0	-	ns	4, 5
Write enable to output in High Z	$t_{WZ}$	-	5	-	5	-	5	-	5	ns	4, 5
Output active from write end	$t_{OW}$	3	-	3	-	3	-	3	-	ns	4, 5

Shaded areas contain advance information.

Write waveform 1  $I_0, I_1, I_2$ Write waveform 2  $I_0, I_1, I_2$ 




### Data retention characteristics<sup>14</sup>

Parameter	Symbol	Test conditions	Min	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>	V <sub>CC</sub> = 2.0V	2.0	–	V
Data retention current	I <sub>CCDR</sub>	CET $\geq V_{CC} - 0.2V$ or CE2 $\leq 0.2V$	–	500 (100 L)	$\mu A$
Chip deselect to data retention time	t <sub>CDR</sub>	CE2 $\leq 0.2V$	0	–	ns
Operation recovery time	t <sub>R</sub>	V <sub>in</sub> $\geq V_{CC} - 0.2V$ or V <sub>in</sub> $\leq 0.2V$	t <sub>RC</sub>	–	ns
Input leakage current	I <sub>LI</sub>	V <sub>in</sub> $\leq 0.2V$	–	1	$\mu A$

SRAM

### Data retention waveform



### AC test conditions

- 5V output load: see Figure B, except as noted see Figure C.
- 3.3V output load: see Figure D, except as noted see Figure E.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform




Figure B: Output load

Thevenin equivalent:



\*including scope and jig capacitance



Figure C: Output load for t<sub>CLZ</sub>, t<sub>CHZ</sub>, t<sub>OLZ</sub>, t<sub>OHZ</sub>, t<sub>ow</sub>

Figure D: Output load












\*including scope and jig capacitance

Figure E: Output load for t<sub>CLZ</sub>, t<sub>CHZ</sub>, t<sub>OLZ</sub>, t<sub>OHZ</sub>, t<sub>ow</sub>



## Typical DC and AC characteristics





## Notes

- 1 During V<sub>CC</sub> power-up, a pull-up resistor to V<sub>CC</sub> on CET is required to meet I<sub>SB</sub> specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t<sub>C1Z</sub> and t<sub>CHZ</sub> are specified with CL = 5pF as in Figure C. Transition is measured ±500mV from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 WE is HIGH for read cycle.
- 7 CE1 and OE are LOW and CE2 is HIGH for read cycle.
- 8 Address valid prior to or coincident with CE transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CET or WE must be HIGH or CE2 LOW during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 CET and CE2 have identical timing.
- 13 This data applicable to the AS7C1024. The AS7C31024 functions similarly.
- 14 2V data retention applies to commercial temperature operating range only.

SRAM

## AS7C1024 family ordering codes

Package \ Access time	10 ns	12 ns	15 ns	20 ns
Plastic DIP, 300 mil	New designs using PDIP are discouraged. Contact Alliance Sales for PDIP availability of limited production.			
	AS7C1024-10TJC	AS7C1024-12TJC	AS7C1024-15TJC	AS7C1024-20TJC
		AS7C1024L-12TJC	AS7C1024L-15TJC	AS7C1024L-20TJC
Plastic SOI, 300 mil	AS7C31024-10TJC	AS7C31024-12TJC	AS7C31024-15TJC AS7C31024-15TJI	AS7C31024-20TJC AS7C31024-20TJI
		AS7C31024L-12TJC	AS7C31024L-15TJC	AS7C31024L-20TJC
	AS7C1024-10JC	AS7C1024-12JC	AS7C1024-15JC AS7C1024-15JI	AS7C1024-20JC AS7C1024-20JI
		AS7C1024L-12JC	AS7C1024L-15JC	AS7C1024L-20JC
Plastic SOI, 400 mil	AS7C31024-10JC	AS7C31024-12JC	AS7C31024-15JC AS7C31024-15JI	AS7C31024-20JC AS7C31024-20II
		AS7C31024L-12JC	AS7C31024L-15JC	AS7C31024L-20JC
		AS7C1024-12TC	AS7C1024-15TC	AS7C1024-20TC
		AS7C1024L-12TC	AS7C1024L-15TC	AS7C1024L-20TC
TSOP 8×20	AS7C31024-12TC	AS7C31024-15TC	AS7C31024-20TC	
	AS7C31024L-12TC	AS7C31024L-15TC	AS7C31024L-20TC	

Shaded areas contain advance information.

## AS7C1024 family part numbering system

AS7C	X	1024	X	-XX	X	X
SRAM prefix	Blank=5V CMOS 3=3.3V CMOS	Device number	L = low power	Access time	Package:TP =PDIP 300 mil J =SOI 400 mil T =TSOP 8×20 TJ =SOJ 300 mil	Temperature range C = Commercial, 0°C to 70°C I = Industrial, -40°C to 85°C

AS7C1024 family



SRAM