

# HT48RA0-2/HT48CA0-2 Remote Type 8-Bit MCU

### Features


- Operating voltage: 2.0V~3.6V
- Ten bidirectional I/O lines
- 4 Schmitt trigger input lines
- One carrier output (1/2 or 1/3 duty)
- On-chip crystal and RC oscillator
- Watchdog Timer
- 1K×14 program memory
- 32×8 data RAM
- HALT function and wake-up feature reduce power consumption
- unu Dete Chest (11 e

### **General Description**

The HT48RA0-2/HT48CA0-2 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for multiple I/O control product applications. The mask version HT48CA0-2 is fully pin and functionally compatible with the OTP version HT48RA0-2 device.

- 62 powerful instructions
- Up to 1µs instruction cycle with 4MHz system clock
- All instructions in 1 or 2 machine cycles
- 14-bit table read instructions
- One-level subroutine nesting
- Bit manipulation instructions
- Low voltage reset function
- 20-pin SOP/SSOP package

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, watchdog timer, HALT and wake-up functions, as well as low cost, enhance the versatility of this device to suit a wide range of application possibilities such as industrial control, consumer products, and particularly suitable for use in products such as infrared remote controllers and various subsystem controllers.



### **Block Diagram**



### **Pin Assignment**

			1
PA1	1	20	D PA2
PA0	2	19	раз
PB1	3	18	D PA4
PB0 🗆	4	17	
PC0/REM	5	16	D PA6
	6	15	D PA7
OSC2	7	14	рв2
OSC1	8	13	🗆 РВЗ
VSS 🗆	9	12	рв4
RES 🗆	10	11	🗆 РВ5
	RA0-2/H		
- 20	SOP-A/S	SOF	P-A

ww.DataSheet4U.com

### **Pin Description**

Pin Name	I/O	Code Option	Description
PA0~PA7	I/O		Bidirectional 8-bit input/output port with pull-high resistors. Each bit can be de- termined as NMOS output or Schmitt trigger input by software instructions.
PB0, PB1	I/O	Wake-up or None	2-bit bidirectional input/output lines with pull-high resistors. Each bit can be de- termined as NMOS output or Schmitt trigger input by software instructions. Each bit can also be configured as wake-up input by code option.
PB2~PB5	I	Wake-up or None	4-bit Schmitt trigger input lines with pull-high resistors. Each bit can be configured as a wake-up input by code option.
PC0/REM	0	Level or Carrier	Level or carrier output pin PC0 can be set as CMOS output pin or carrier output pin by code option.
VDD			Positive power supply
VSS		_	Negative power supply, ground
OSC2 OSC1	0 1	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal (determined by code option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock (NMOS open drain output).
RES	I		Schmitt trigger reset input. Active low.

### **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}=0.3V$ to $V_{SS}=4.0V$
Input Voltage	V <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V

Storage Temperature .....-50°C to 125°C Operating Temperature .....-40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



### **D.C. Characteristics**

#### Ta=25°C

Ta=25°C

0	Demonstration (	Test Conditions			Ŧ		11	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit	
$V_{DD}$	Operating Voltage	_		2.0	_	3.6	V	
I <sub>DD</sub>	Operating Current	3V	No load, f <sub>SYS</sub> =4MHz	_	0.7	1.5	mA	
I <sub>STB</sub>	Standby Current	3V	No load, system HALT	_	_	1	μA	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports	3V		0	_	$0.3V_{DD}$	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports	3V		$0.7 V_{DD}$		V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input Low Voltage (RES)	3V		0	_	$0.4V_{DD}$	V	
V <sub>IH2</sub>	Input High Voltage (RES)	3V		$0.9V_{DD}$	_	V <sub>DD</sub>	V	
V <sub>LVR</sub>	Low Voltage Reset Voltage			_	1.9	2.0	V	
I <sub>OL</sub>	I/O Ports Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4	8	_	mA	
I <sub>OH</sub>	PC0/REM Output Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA	
R <sub>PH</sub>	Pull-high Resistance	3V	_	20	60	100	kΩ	

w.DataSheet4U.com

### A.C. Characteristics


#### **Test Conditions** Symbol Parameter Min. Max. Unit Тур. Conditions $V_{DD}$ $\mathbf{f}_{\text{SYS}}$ System Clock 3V 400 4000 kHz t<sub>RES</sub> External Reset Low Pulse Width 1 \_\_\_\_ μS Power-up, reset or wake-up t<sub>SST</sub> System Start-up Timer Period 1024 t<sub>SYS</sub> \_\_\_\_ \_\_\_\_ from HALT Low Voltage Width to Reset 1 $t_{LVR}$ ms

Note: t<sub>SYS</sub>=1/f<sub>SYS</sub>

### **Functional Description**

#### **Execution Flow**

The HT48RA0-2/HT48CA0-2 system clock can be derived from a crystal/ceramic resonator oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.





#### **Program Counter – PC**

The 10-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify a maximum of 1024 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

/ww.DataSheet4U.com

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

#### **Program Memory – ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data and table and is organized into  $1024 \times 14$  bits, addressed by the program counter and table pointer.


Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Table location

Any location in the EPROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, one page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the



Program Memory

Mada	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0
Skip	PC+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

#### Program Counter

Note: \*9~\*0: Program counter bits #9~#0: Instruction code bits S9~S0: Stack register bits @7~@0: PCL bits

In a true of is m (a)					Table L	ocation				
Instruction(s)	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

#### **Table Location**

Note: \*9~\*0: Table location bits P9~P8: Current program counter bits @7~@0: Table pointer bits



higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), where P indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack Register – STACK

ww.DataSheet4U.com

This is a special part of the memory used to save the contents of the program counter (PC) only. The stack is organized into one level and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call the contents of the program counter are pushed onto the stack. At the end of a subroutine signaled by a return instruction (RET), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.


If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent return address is stored).

#### Data Memory – RAM

The data memory is designed with  $42\times8$  bits. The data memory is divided into two functional groups: special function registers and general purpose data memory ( $32\times8$ ). Most of them are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), the memory pointer register (MP;01H), the accumulator (ACC;05H) the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the status register (STATUS;0AH) and the I/O registers (PA;12H, PB;14H, PC;16H). The remaining space before the 20H is reserved for future expanded usage and reading these locations will return the result 00H. The general purpose data memory, addressed from 20H to 3FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through memory pointer register (MP;01H).





#### Indirect Addressing Register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 6-bit register. The bit  $7\sim$ 6 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 6-bit data to MP.

#### Accumulator

The accumulator closely relates to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. Data movement between two data memory locations has to pass through the accumulator.



#### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions.

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the contents of the status register.

#### Status Register – STATUS

This 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.


With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other register. Any data written into the status register will not change the TO or PDF flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by the Watchdog Timer overflow, chip power-up, clearing the Watchdog Timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Oscillator Configuration

There are two oscillator circuits implemented in the microcontroller.



System Oscillator

Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by code options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores the external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS in needed and the resistance must range from 51k $\Omega$  to 1M $\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with V<sub>DD</sub>, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift for the oscillator. No other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

Labels	Bits	Function
С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PDF	4	PDF is cleared when either a system power-up or executing the CLR WDT instruction. PDF is set by executing the HALT instruction.
то	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
	6~7	Unused bit, read as "0"

#### Status Register



#### Watchdog Timer - WDT

The clock source of the WDT is implemented by instruction clock (system clock divided by 4). The clock source is processed by a frequency divider and a prescaller to yield various time out periods.

WDT time out period =  $\frac{\text{Clock Source}}{2^n}$ 

Where  $n= 8\sim 11$  selected by code option.

This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation and the WDT will lose its protection purpose. In this situation the logic can only be restarted by an external logic.

A WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". To clear the contents of the WDT prescaler, three methods are adopted; external reset (a low level to RES), software instructions, or a HALT instruction. There are two types of software instructions. One type is the single instruction "CLR WDT", the other type comprises two instructions, "CLR WDT1" and "CLR WDT2". Of these two types of instructions, only one can be active depending on the code option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e.. CLR WDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (i.e.. CLR WDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip due to a time-out.

#### **Power Down Operation – HALT**

The HALT mode is initialized by the HALT instruction and results in the following...


- The system oscillator turns off and the WDT stops.
- The contents of the on-chip RAM and registers remain unchanged.
- WDT prescaler are cleared.
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can quit the HALT mode by means of an external reset or an external falling edge signal on port B. An external reset causes a device initialization. Examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared when the system powers up or execute the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, the others keep their original status.

The port B wake-up can be considered as a continuation of normal execution. Each bit in port B can be independently selected to wake up the device by the code option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event(s) occurs, it takes 1024  $t_{\rm SYS}$  (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.



w.DataSheet4U.com



### Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

Some registers remain unchanged during reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation

Note: "u" means unchanged.


To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when the system awakes from a HALT state.

When a system power up occurs, an SST delay is added during the reset period. But when the reset comes from the  $\overrightarrow{\text{RES}}$  pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.


The functional unit chip reset status is shown below.

PC	000H
WDT Prescaler	Clear
Input/Output ports	Input mode
SP	Points to the top of the stack
Carrier output	Low level

### **Reset Timing Chart**







**Reset Configuration** 

The chip report status of the re	egisters is summarized in the following table:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
Program Counter	000H	000H	000H	000H	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	0011 1111	0011 1111	0011 1111	0011 1111	uuuu uuuu
PC	1	1	1	1	u

Note: "u" means unchanged

"x" means unknown



#### Carrier

The HT48RA0-2/HT48CA0-2 provides a carrier output which shares the pin with PC0. It can be selected to be a carrier output (REM) or level output pin (PC0) by code option. If the carrier output option is selected, setting PC0="0" to enable carrier output and setting PC0="1" to disable it at low level output.

The clock source of the carrier is implemented by instruction clock (system clock divided by 4) and processed by a frequency divider to yield various carry frequency.

Carry Frequency=  $\frac{\text{Clock Source}}{m \times 2^n}$ 

ww.DataSheet4U.com

where m=2 or 3 and n=0~3, both are selected by code option. If m=2, the duty cycle of the carrier output is 1/2 duty. If m=3, the duty cycle of the carrier output can be 1/2 duty or 1/3 duty also determined by code option (with the exception of n=0).

Detailed selection of the carrier duty is shown below:

m×2 <sup>n</sup>	Duty Cycle
2, 4, 8, 16	1/2
3	1/3
6, 12, 24	1/2 or 1/3

The following table shows examples of carrier frequency selection.

f <sub>SYS</sub>	f <sub>CARRIER</sub>	Duty	m×2 <sup>n</sup>
455kHz	37.92kHz	1/3 only	3
400KHZ	56.9kHz	1/2 only	2

#### Input/Output Ports

There are an 8-bit bidirectional input/output port, a 4-bit input with 2-bit I/O port and one-bit output port in the HT48RA0-2/HT48CA0-2, labeled PA, PB and PC which are mapped to [12H], [14H], [16H] of the RAM, respectively. Each bit of PA can be selected as NMOS output or Schmitt trigger with pull-high resistor by software in-

struction. PB0~PB1 have the same structure with PA, while PB2~PB5 can only be used for input operation (Schmitt trigger with pull-high resistors). PC is only one-bit output port shares the pin with carrier output. If the level option is selected, the PC is CMOS output.

Both PA and PB for the input operation, these ports are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction "MOV A, [m]" (m=12H or 14H). For PA, PB0~PB1 and PC output operation, all data are latched and remain unchanged until the output latch is rewritten.

When the PA and PB0~PB1 is used for input operation, it should be noted that before reading data from pads, a "1" should be written to the related bits to disable the NMOS device. That is, the instruction "SET [m].i" (i=0~7 for PA, i=0~1 for PB) is executed first to disable related NMOS device, and then "MOV A, [m]" to get stable data.


After chip reset, PA and PB remain at a high level input line while PC remain at high level output, if the level option is selected.

Each bit of PA, PB0~PB1 and PC output latches can be set or cleared by the "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions respectively.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m]", "CPL [m]", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator.


Each line of PB has a wake-up capability to the device by code option. The highest seven bits of PC are not physically implemented, on reading them a "0" is returned and writing results in a no-operation.

Note: The bit 6 and Bit 7 the PB register (14H) are unused in the HT48RA0-2/HT48CA0-2, any read from that will return the value "0". User Should be very careful in transferring the program from the HT48RA0A or HT48RA0-1/HT48CA0-1 device to the HT48RA0-2/HT48CA0-2 device.




#### **Carrier/Level Output**










#### Low Voltage Reset – LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range  $0.9V \sim V_{LVR}$ , such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage  $(0.9V \sim V_{LVR})$  has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external  $\overline{\text{RES}}$  signal to perform chip reset.

The relationship between  $V_{\text{DD}}$  and  $V_{\text{LVR}}$  is shown below.







ww.DataSheet4U.com

- Note: "\*1" To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
  - "\*2" Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.


#### **Code Option**

The following table shows eight kinds of code option in the HT48RA0-2/HT48CA0-2. All the code options must be defined to ensure proper system functioning.

No.	Code Option
1	WDT time-out period selection Time-out period= $\frac{2^{n}}{\text{Clock Source}}$ , where n=8~11.
2	WDT enable/disable selection. This option is to decide whether the WDT timer is enabled or disabled.
3	CLR WDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, the WDT can be cleared.
4	Wake-up selection. This option defines the wake-up activity function. External input pins (PB only) all have the capability to wake-up the chip from a HALT.
5	Carrier/level output selection. This option defines the activity of PC0 to be carrier output or level output.
6	Carry frequency selection. Carry frequency= $\frac{\text{Clock Source}}{(2 \text{ or } 3) \times 2^{n}}, \text{ where } n=0~3.$
	Carrier duty selection. There are two types of selection: 1/2 duty or 1/3 duty.
7	If carrier frequency=Clock Source/(2, 4, 8 or 16), the duty cycle will be 1/2 duty.
'	If carrier frequency=Clock Source/3, the duty cycle will be 1/3 duty.
	If carrier frequency=Clock Source/(6, 12 or 24), the duty cycle can be 1/2 duty or 1/3 duty.
8	System oscillator selection. RC or crystal oscillator.
9	LVR function: enable or disable



## **Application Circuits**



Note: It is recommended that a 100μF decoupling capacitor is placed between VSS and VDD. The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing RES to high.

Crystal or Resonator	С
4MHz Crystal	0pF
4MHz Resonator	10pF
3.58MHz Crystal	0pF
3.58MHz Resonator	25pF
2MHz Crystal & Resonator	25pF
1MHz Crystal	35pF
480kHz Resonator	300pF
455kHz Resonator	300pF
429kHz Resonator	300pF

The following table shows the C value according to different crystal values. (For reference only)



## Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m]	Add data memory to ACC	1	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	1 <sup>(1)</sup>	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	1	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	1	Z,C,AC,OV
ADCM A,[m]	Add ACC to data memory with carry	1 <sup>(1)</sup>	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC Subtract data memory from ACC	1	Z,C,AC,OV
SUB A,[m]		1 <sup>(1)</sup>	Z,C,AC,OV
SUBM A,[m] SBC A,[m]	Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry	1	Z,C,AC,OV Z,C,AC,OV
SBC A,[III] SBCM A,[m]	Subtract data memory from ACC with carry and result in data memory	1 <sup>(1)</sup>	Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 <sup>(1)</sup>	2,0,70,0V C
		1	C
Logic Operati			
AND A,[m]	AND data memory to ACC	1	Z
OR A,[m]	OR data memory to ACC	1	Z
XOR A,[m]	Exclusive-OR data memory to ACC	1	Z
ANDM A,[m]	AND ACC to data memory	$     1^{(1)}     1^{(1)} $	Z
ORM A,[m]	OR ACC to data memory	$1^{(1)}$ $1^{(1)}$	Z
XORM A,[m]	Exclusive-OR ACC to data memory		Z
AND A,x	AND immediate data to ACC	1	Z
OR A,x	OR immediate data to ACC	1	Z
XOR A,x CPL [m]	Exclusive-OR immediate data to ACC	1 1 <sup>(1)</sup>	Z Z
CPL [m]	Complement data memory Complement data memory with result in ACC	1	Z
Increment & I			2
		4	7
INCA [m]	Increment data memory with result in ACC	1 1 <sup>(1)</sup>	Z Z
INC [m]	Increment data memory Decrement data memory with result in ACC	1	Z
DECA [m] DEC [m]	Decrement data memory with result in ACC	1 <sup>(1)</sup>	Z
			Z
Rotate			
RRA [m]	Rotate data memory right with result in ACC		None
RR [m]	Rotate data memory right	1 <sup>(1)</sup>	None
RRCA [m]	Rotate data memory right through carry with result in ACC	1	С
RRC [m]	Rotate data memory right through carry	1 <sup>(1)</sup>	С
RLA [m]	Rotate data memory left with result in ACC	1	None
RL [m]	Rotate data memory left	1 <sup>(1)</sup>	None
RLCA [m]	Rotate data memory left through carry with result in ACC	1 1 <sup>(1)</sup>	С
RLC [m]	Rotate data memory left through carry	107	С
Data Move			
MOV A,[m]	Move data memory to ACC	1	None
MOV [m],A	Move ACC to data memory	1 <sup>(1)</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation	1		
CLR [m].i	Clear bit of data memory	1 <sup>(1)</sup>	None
SET [m].i	Set bit of data memory	1 <sup>(1)</sup>	None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

#### Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \forall}: {\sf Flag} \text{ is affected}$ 

-: Flag is not affected

<sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

<sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

<sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



### **Instruction Definition**

ADC A,[m]	Add data	memory a	nd carry to	the accu	nulator			
Description			specified on the resu		•		d the carry flag are a	added
Operation	$ACC \leftarrow A$	.CC+[m]+C	;					
Affected flag(s)							_	
	ТО	PDF	OV	Z	AC	С		
	_	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
ADCM A,[m]	Add the a	ccumulato	r and carry	/ to data n	nemory			
Description			specified on the resu				d the carry flag are a ry.	added
Operation	$[m] \gets AC$	C+[m]+C						
Affected flag(s)							7	
	ТО	PDF	OV	Z	AC	С		
		_			$\checkmark$	$\checkmark$		
ADD A,[m]	Add data	memory to	the accur	nulator				
Description		ents of the the accum	•	lata memo	ory and the	e accumu	lator are added. The	eresult
Operation	$ACC \leftarrow A$	CC+[m]						
Affected flag(s)							_	
	то	PDF	OV	Z	AC	С		
		_			$\checkmark$			
ADD A,x	Add immed	diata data	4. 4					
	Add Imme		to the acc	cumulator				
Description		ents of the a			specified o	lata are a	dded, leaving the res	sult in tl
	The conte	ents of the a tor.			specified o	lata are a	dded, leaving the res	sult in tł
Description	The conte accumula	ents of the a tor.			specified o	lata are a	dded, leaving the re	sult in tl
Description Operation	The conte accumula	ents of the a tor.			specified o	data are a	dded, leaving the res	sult in tl
Description Operation	The conte accumula ACC ← A	ents of the a tor. CC+x	accumulato	or and the			dded, leaving the re	sult in t
Description Operation	The conte accumula ACC ← A TO —	ents of the a tor. CC+x PDF	OV	z	AC V	С	dded, leaving the re:	sult in t
Description Operation Affected flag(s)	The conte accumula ACC ← A TO  Add the a The conte	ents of the a tor. CC+x PDF 	OV √ r to the da specified o	z Z √ ta memor	AC √	C √	dded, leaving the res	
Description Operation Affected flag(s)	The conte accumula ACC ← A TO  Add the a The conte	ents of the a tor. CC+x PDF 	OV √ r to the da specified o	z Z √ ta memor	AC √	C √		
Description Operation Affected flag(s) ADDM A,[m] Description	The conte accumula ACC ← A TO 	ents of the a tor. CC+x PDF 	OV √ r to the da specified o	z Z √ ta memor	AC √	C √		
Description Operation Affected flag(s) ADDM A,[m] Description Operation	The conte accumula ACC ← A TO 	ents of the a tor. CC+x PDF 	OV √ r to the da specified o	z Z √ ta memor	AC √	C √		



	AND A,[m]	Logical AND accumulator with data memory
	Description	Data in the accumulator and the specified data memory perfor eration. The result is stored in the accumulator.
	Operation	ACC $\leftarrow$ ACC "AND" [m]
	Affected flag(s)	
		TO PDF OV Z AC C
	AND A,x	Logical AND immediate data to the accumulator
	Description	Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.
	Operation	$ACC \leftarrow ACC "AND" x$
t4U.com	Affected flag(s)	
		TO PDF OV Z AC C
	ANDM A,[m]	Logical AND data memory with the accumulator
	Description	Data in the specified data memory and the accumulator perfo eration. The result is stored in the data memory.
	Operation	[m] ← ACC "AND" [m]
	Affected flag(s)	
		TO PDF OV Z AC C
	CALL addr	Subroutine call
	Description	The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P with the instruction at this address.
	Operation	Stack $\leftarrow$ PC+1 PC $\leftarrow$ addr
	Affected flag(s)	
		TO PDF OV Z AC C
	CLR [m]	Clear data memory
	Description	The contents of the specified data memory are cleared to 0.
	Operation	[m] ← 00H
	Affected flag(s)	
		TO PDF OV Z AC C



	CLR [m].i	Clear bit o	of data me	mory						
	Description	The bit i o	f the spec	ified data	memory is	cleared to	0.			
	Operation	[m].i ← 0								
	Affected flag(s)							1		
		то	PDF	OV	Z	AC	С			
			_	_		_				
	CLR WDT	Clear Wat	tchdog Tin	ner						
	Description	The WDT cleared.	is cleared	(clears the	e WDT). Tł	ne power d	lown bit (P	DF) and time	⊱out bit (T	O) are
	Operation	WDT $\leftarrow 0$ PDF and								
ataSheet4U.com	Affected flag(s)	[						1		
		то	PDF	OV	Z	AC	С			
		0	0							
	CLR WDT1	Preclear V	Natchdog	Timer						
	Description	Together	with CLR \	NDT2, clea				also cleared is the indicate		
		plies this i	instruction	has been	executed	and the To	O and PD	F flags remai	n unchanç	ged.
	Operation	WDT $\leftarrow 0$ PDF and								
	Affected flag(s)							l		
		то	PDF	OV	Z	AC	С			
		0*	0*							
	CLR WDT2	Preclear V	Watchdog	Timer						
	Description	of this ins	truction wi	ithout the	other prec	lear instru	ction, sets	also cleared the indicate F flags remai	d flag whic	ch im-
	Operation	WDT ← 0 PDF and <sup>-</sup>						Ū		
	Affected flag(s)							1		
		то	PDF	OV	Z	AC	С			
		0*	0*							
	CPL [m]	Complem	ent data m	nemory						
	Description					s logically nged to 0 a		ented (1's co ersa.	mplement	). Bits
	Operation	[m] ← [m]								
	Affected flag(s)							1		
		ТО	PDF	OV	Z	AC	С			
					V					

HOLTER	

CPLA [m]	Complement data memory and place result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1's complement which previously contained a 1 are changed to 0 and vice-versa. The complement is stored in the accumulator and the contents of the data memory remain unchar
Operation	$ACC \leftarrow [m]$
Affected flag(s)	
	TO PDF OV Z AC C
DAA [m]	Decimal-Adjust accumulator for addition
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The a lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The justment is done by adding 6 to the original value if the original value is greater that carry (AC or C) is set; otherwise the original value remains unchanged. The result in the data memory and only the carry flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0)+6, AC1= $\overline{AC}$ else [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+AC1,C=C
Affected flag(s)	
	TO PDF OV Z AC C
	√
DEC [m]	Decrement data memory
Description	Data in the specified data memory is decremented by 1.
Operation	[m] ← [m]−1
Operation Affected flag(s)	[m] ← [m]-1
	$[m] \leftarrow [m]-1$ TO PDF OV Z AC C
	TO PDF OV Z AC C
Affected flag(s)	TOPDFOVZACC $ $ $ -$ Decrement data memory and place result in the accumulator
Affected flag(s) DECA [m]	TOPDFOVZACC—— $\checkmark$ ——Decrement data memory and place result in the accumulatorData in the specified data memory is decremented by 1, leaving the result in the accumulation
Affected flag(s) DECA [m] Description	TOPDFOVZACC——— $$ ——Decrement data memory and place result in the accumulatorData in the specified data memory is decremented by 1, leaving the result in the action. The contents of the data memory remain unchanged.
Affected flag(s) DECA [m] Description Operation	TOPDFOVZACC——— $$ ——Decrement data memory and place result in the accumulatorData in the specified data memory is decremented by 1, leaving the result in the action. The contents of the data memory remain unchanged.



HALT	Enter pov	ver down r	mode			
Description	the RAM a	and registe	ers are reta	ained. The	n and turn WDT and it (TO) is c	prescaler
Operation	$PC \leftarrow PC$ $PDF \leftarrow 1$ $TO \leftarrow 0$	:+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	1				
NC [m]	Incremen	t data mer	mory			
Description	Data in th	e specifie	d data me	mory is ind	cremented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				$\checkmark$		
INCA [m]	Incremen	t data mer	mory and p	place resu	It in the ac	cumulato
INCA [m] Description	Data in th	e specified	d data mer	nory is inc	It in the ac remented I main unch	oy 1, leavi
	Data in th	e specified ontents of	d data mer	nory is inc	remented l	oy 1, leavi
Description	Data in th tor. The c	e specified ontents of	d data mer	nory is inc	remented l	oy 1, leavi
Description Operation	Data in th tor. The c	e specified ontents of	d data mer	nory is inc	remented l	oy 1, leavi
Description Operation	Data in th tor. The c ACC ← [r	e specified ontents of n]+1	d data mer the data r	nory is inc nemory re	remented I main unch	oy 1, leavi anged.
Description Operation	Data in th tor. The c ACC ← [r	e specified ontents of n]+1 PDF	d data mer the data r	nory is incl nemory re Z	remented I main unch	oy 1, leavi anged.
Description Operation Affected flag(s)	Data in th tor. The c ACC ← [r TO Directly ju The progr	e specified ontents of n]+1 PDF 	d data mer the data r OV	nory is inc nemory re Z √ aced with t	remented I main unch	c C
Description Operation Affected flag(s) JMP addr	Data in th tor. The c ACC ← [r TO Directly ju The progr	e specified ontents of n]+1 PDF  imp am counte passed to	d data mer the data r OV	nory is inc nemory re Z √ aced with t	AC	c C
Description Operation Affected flag(s) JMP addr Description	Data in th tor. The c ACC ← [r TO Directly ju The progr control is	e specified ontents of n]+1 PDF  imp am counte passed to	d data mer the data r OV	nory is inc nemory re Z √ aced with t	AC	c C
Description Operation Affected flag(s) JMP addr Description Operation	Data in th tor. The c ACC ← [r TO Directly ju The progr control is	e specified ontents of n]+1 PDF  imp am counte passed to	d data mer the data r OV	nory is inc nemory re Z √ aced with t	AC	c C
Description Operation Affected flag(s) JMP addr Description Operation	Data in th tor. The c ACC ← [r TO Directly ju The progr control is PC ←add	e specified ontents of n]+1 PDF mp ram counte passed to r	OV OV OV er are repla	nory is inc nemory re Z √ aced with t nation.	AC	c C -specified
Description Operation Affected flag(s) JMP addr Description Operation	Data in th tor. The c $ACC \leftarrow [r$ TO Directly ju The progr control is PC $\leftarrow$ add TO 	e specified ontents of n]+1 PDF 	OV OV OV er are repla	nory is incl nemory re Z √ aced with t nation. Z	AC	c C -specified
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in th tor. The c ACC $\leftarrow$ [r TO Directly ju The progr control is PC $\leftarrow$ add TO - Move dat	e specified ontents of n]+1 PDF mp am counte passed to r PDF  PDF 	OV O	nory is incl nemory re Z √ aced with t nation. Z  cumulator	AC	c
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in th tor. The c ACC $\leftarrow$ [r TO Directly ju The progr control is PC $\leftarrow$ add TO - Move dat	e specified ontents of n]+1 PDF 	OV O	nory is incl nemory re Z √ aced with t nation. Z  cumulator	AC	c
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	Data in th tor. The c $ACC \leftarrow [r$ TO Directly ju The progr control is PC $\leftarrow$ add TO 	e specified ontents of n]+1 PDF 	OV O	nory is incl nemory re Z √ aced with t nation. Z  cumulator	AC	c
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in th tor. The c $ACC \leftarrow [r$ TO Directly ju The progr control is PC $\leftarrow$ add TO 	e specified ontents of n]+1 PDF 	OV O	nory is incl nemory re Z √ aced with t nation. Z  cumulator	AC	c

19



Description	The 8-bit d	lata speci	fied by the	e code is la	baded into	the accum	ulator.
Operation	ACC $\leftarrow$ x		neu by the				
Affected flag(s)							
Allected hag(s)	ТО	PDF	OV	Z	AC	С	
		_			_		
MOV [m],A	Move the a	accumula	tor to data	memory			
Description	The conter memories)		accumulat	or are cop	ied to the	specified da	ata memory (one of the
Operation	[m] ←ACC	;					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_				—	
NOP	No operati	on					
Description	No operati	on is perf	ormed. Ex	ecution co	ontinues w	ith the next	t instruction.
Operation	$PC \leftarrow PC^{+}$	+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
						—	
OR A,[m]			l = 4 =				
or craining	LUGICAI OF	< accumu	lator with (	data mem	ory		
	Data in the	e accumu	lator and t	he specifie	ed data mo		e of the data memories ne accumulator.
Description	Data in the form a bitw	e accumu vise logica	lator and t al_OR ope	he specifie	ed data mo		e of the data memories ne accumulator.
Description Operation	Data in the	e accumu vise logica	lator and t al_OR ope	he specifie	ed data mo		
Description Operation	Data in the form a bitw	e accumu vise logica	lator and t al_OR ope	he specifie	ed data mo		
Description Operation	Data in the form a bitw ACC ← AC	e accumu vise logica CC ″OR″	lator and t al_OR ope [m]	he specifie ration. Th	ed data mo e result is	stored in th	
Description Operation Affected flag(s)	Data in the form a bitw ACC ← AC	e accumu vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV	he specifie eration. Th Z √	AC	stored in th	
Description Operation Affected flag(s) <b>OR A,x</b>	Data in the form a bitw ACC ← AC TO Logical OF	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and	he specifie eration. Th Z √ the accur the specifi	AC	C	
Description Operation Affected flag(s) <b>OR A,x</b> Description	Data in the form a bitw ACC ← AC TO Logical OF Data in the	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc	he specifie eration. Th Z √ the accur the specifi	AC	C	ne accumulator.
Description Operation Affected flag(s) <b>OR A,x</b> Description Operation	Data in the form a bitw ACC ← AC TO Logical OF Data in the The result	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc	he specifie eration. Th Z √ the accur the specifi	AC	C	ne accumulator.
Description Operation Affected flag(s) <b>OR A,x</b> Description Operation	Data in the form a bitw ACC ← AC TO Logical OF Data in the The result	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc	he specifie eration. Th Z √ the accur the specifi	AC	C	ne accumulator.
Description Operation Affected flag(s) <b>DR A,x</b> Description Operation	Data in the form a bitw $ACC \leftarrow AC$ TO Logical OF Data in the The result $ACC \leftarrow AC$	e accumul vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" :	lator and t al_OR ope [m] OV ate data to lator and t in the acc x	the specific ration. Th Z √ the accur the specifi umulator.	AC AC Mulator ed data pr	C C	ne accumulator.
Description Operation Affected flag(s) <b>OR A,x</b> Description Operation Affected flag(s)	Data in the form a bitw $ACC \leftarrow AC$ TO Logical OF Data in the The result $ACC \leftarrow AC$	e accumul vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" : PDF — PDF —	lator and t al_OR ope [m] OV ate data to lator and t in the acc x OV	the specific ration. The $Z$  the accur the specific umulator. Z 	AC	C C	ne accumulator.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bitw $ACC \leftarrow AC$ TO - Logical OF Data in the The result $ACC \leftarrow AC$ TO - Logical OF Data in the	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc x OV OV mory with emory (or	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC A	C C C	the accumulator perfo
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bitw $ACC \leftarrow AC$ TO - Logical OF Data in the The result $ACC \leftarrow AC$ TO - Logical OF Data in the	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and t in the acc x OV OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC A	C C erform a bi	the accumulator perfo
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bitw $ACC \leftarrow AC$ $TO$ $-$ $Logical OF$ $Data in the result$ $ACC \leftarrow AC$ $TO$ $-$ $Logical OF$ $Data in the bitwise log$	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and t in the acc x OV OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC A	C C erform a bi	the accumulator perfo
Operation Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation Affected flag(s)	Data in the form a bitw $ACC \leftarrow AC$ $TO$ $-$ $Logical OF$ $Data in the result$ $ACC \leftarrow AC$ $TO$ $-$ $Logical OF$ $Data in the bitwise log$	e accumul vise logica CC "OR"   PDF 	lator and t al_OR ope [m] OV ate data to lator and t in the acc x OV OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z  the accur the accur	AC A	C C erform a bi	the accumulator perfo



	RET	Return from subroutine
	Description	The program counter is restored from the stack. This is a 2-cycle instruction.
	Operation	$PC \leftarrow Stack$
	Affected flag(s)	
		TO PDF OV Z AC C
	RET A,x	Return and place immediate data in the accumulator
	Description	The program counter is restored from the stack and the accumulator loaded with the speci- fied 8-bit immediate data.
	Operation	$PC \leftarrow Stack$ $ACC \leftarrow x$
taSheet4U.com	Affected flag(s)	
		TO PDF OV Z AC C
	RL [m]	Rotate data memory left
	Description	The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.
	Operation	[m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← [m].7
	Affected flag(s)	
		TO PDF OV Z AC C
	RLA [m]	Rotate data memory left and place result in the accumulator
	Description	Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.
	Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 $\leftarrow$ [m].7
	Affected flag(s)	
		TO PDF OV Z AC C
	RLC [m]	Rotate data memory left through carry
	Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re- places the carry bit; the original carry flag is rotated into the bit 0 position.
	Operation	[m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 $\leftarrow$ C C $\leftarrow$ [m].7
	Affected flag(s)	
		TO PDF OV Z AC C

HOLTEK	

RLCA [m]	Rotate left	through o	carry and p	lace resul	t in the ac	cumulator		
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is store in the accumulator but the contents of the data memory remain unchanged.							
Operation	ACC.(i+1) ACC.0 ← (	0	m].i:bit i of	the data r	nemory (i=	=0~6)		
	C ← [m].7							
Affected flag(s)	то	PDF	OV	Z	AC	С		
		FDF	00	2	AC			
			—					
RR [m]	Rotate dat	a memory	/ right					
Description	The conter	nts of the s	specified da	ata memoi	ry are rotat	ed 1 bit rig	ht with bit 0 r	
Operation	[m].i ← [m]				-	•		
	[m].7 ← [m	n].0						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	—	—	—	—		
	Datata dat			4				
RRA [m]	Rotate righ							
<b>-</b>		e specified	l data men	nory is rota	ated 1 bit r	ight with b		
Description	Data in the the rotated	•	he accumu	lator. The	contents of	of the data		
Description Operation	Data in the the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$	result in t [m].(i+1);					nemoryrem	
·	the rotated ACC.(i) $\leftarrow$	result in t [m].(i+1);					nemory rem	
Operation	the rotated ACC.(i) $\leftarrow$	result in t [m].(i+1);						
Operation	the rotated ACC.(i) ← ACC.7 ←	result in t [m].(i+1); m].0	[m].i:bit i d	of the data	memory (	(i=0~6)	nemory rem	
Operation Affected flag(s)	the rotated ACC.(i) ← ACC.7 ←   TO 	result in t [m].(i+1); m].0 PDF	[m].i:bit i d OV	of the data	memory (	(i=0~6)	nemory rem	
Operation Affected flag(s) RRC [m]	the rotated ACC.(i) ← ACC.7 ←   TO  Rotate dat	result in t [m].(i+1); [m].0 PDF 	[m].i:bit i o OV 	Z ugh carry	AC	(i=0~6) C		
Operation Affected flag(s)	the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$   TO 	result in t [m].(i+1); m].0 PDF a memory nts of the	[m].i:bit i d OV 	Z ugh carry data mem	AC —	C C ne carry fla	ng are togeth ted into the	
Operation Affected flag(s) RRC [m]	the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$   TO Rotate dat The conter right. Bit 0 [m].i $\leftarrow$ [m]	result in t [m].(i+1); m].0 PDF 	[m].i:bit i d OV / right thro specified the carry b	Z  data mem it; the orig	AC AC ory and th	(i=0~6) C — ne carry fla flag is rota	ng are togeth	
Operation Affected flag(s) <b>RRC [m]</b> Description	the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$   TO TO Rotate dat The conter right. Bit 0 [m].i $\leftarrow$ [m] [m].7 $\leftarrow$ C	result in t [m].(i+1); m].0 PDF 	[m].i:bit i d OV / right thro specified the carry b	Z  data mem it; the orig	AC AC ory and th	(i=0~6) C — ne carry fla flag is rota	ng are togeth	
Operation Affected flag(s) <b>RRC [m]</b> Description Operation	the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$   TO Rotate dat The conter right. Bit 0 [m].i $\leftarrow$ [m]	result in t [m].(i+1); m].0 PDF 	[m].i:bit i d OV / right thro specified the carry b	Z  data mem it; the orig	AC AC ory and th	(i=0~6) C — ne carry fla flag is rota	ng are togeth	
Operation Affected flag(s) <b>RRC [m]</b> Description	the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$   TO 	PDF a memory nts of the replaces ].(i+1); [m	[m].i:bit i o OV / right thro specified the carry b ].i:bit i of th	Z  data mem bit; the orig ne data me	AC AC nory and th ginal carry emory (i=0	(i=0~6) C me carry fla flag is rota	ng are togeth	
Operation Affected flag(s) <b>RRC [m]</b> Description Operation	the rotated ACC.(i) $\leftarrow$ ACC.7 $\leftarrow$   TO TO Rotate dat The conter right. Bit 0 [m].i $\leftarrow$ [m] [m].7 $\leftarrow$ C	result in t [m].(i+1); m].0 PDF 	[m].i:bit i d OV / right thro specified the carry b	Z  data mem it; the orig	AC AC ory and th	(i=0~6) C — ne carry fla flag is rota	ng are togeth	

						11140	RA0-2/HT48CA
RRCA [m]	Rotate rig	ht through	carry and	l place res	ult in the a	accumulate	or
Description	the carry b	oit and the	original ca	arry flag is	rotated int	o the bit 7	ated 1 bit right. Bit 0 rep position. The rotated re remain unchanged.
Operation	ACC.i ← [ ACC.7 ← C ← [m].0	С	m].i:bit i of	the data	memory (i	=0~6)	
Affected flag(s)	e ( [iii]ie						
3()	ТО	PDF	OV	Z	AC	С	
						$\checkmark$	
SBC A,[m]	Subtract c	lata memo	ory and ca	rry from th	ie accumu	lator	
Description			•		ory and the e result in	•	nent of the carry flag are nulator.
Operation	$ACC \leftarrow A$	CC+[m]+0	2	-			
Affected flag(s)							-
	то	PDF	OV	Z	AC	С	
			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SBCM A,[m]	Subtract o	lata memo	ory and ca	rry from th	ie accumu	lator	
Description			•		•	e complem	nent of the carry flag are
	tracted fro	om the acc	cumulator,	leaving th	e result in	the data n	
Operation	tracted fro [m] ← AC	_	cumulator,	leaving th	e result in	the data n	
Operation Affected flag(s)		_	cumulator,	leaving th	e result in	the data n	
-		_	oV	Ieaving th	e result in	the data n	
-	[m] ← AC	C+[m]+C		_			
-	[m] ← AC	C+[m]+C PDF	OV √	Z √	AC	С	
Affected flag(s)	[m] ← AC TO Skip if dec The conte instruction	C+[m]+C PDF 	OV √ ata memo specified d d. If the re n, is discar	Z √ ry is 0 lata memo sult is 0, th ded and a	AC √ ory are deci ne following dummy cy	C √ remented l g instructio cle is repla	by 1. If the result is 0, the n, fetched during the caced to get the proper in
Affected flag(s) SDZ [m]	[m] ← AC TO Skip if deo The conte instruction	C+[m]+C PDF crement da ints of the s in is skippe n execution cles). Othe	OV √ ata memo specified d d. If the re n, is discar erwise prod	Z √ ry is 0 lata memo sult is 0, th ded and a ceed with	AC √ ory are deci ne following dummy cy	C √ remented l g instructio cle is repla	by 1. If the result is 0, the n, fetched during the caced to get the proper in
Affected flag(s) SDZ [m] Description	[m] ← AC TO Skip if dec The conte instruction instruction tion (2 cyc Skip if ([m	C+[m]+C PDF crement da nts of the s n is skippe n execution cles). Othe n]-1)=0, [m	OV  ata memo specified d d. If the re h, is discar erwise prod $1 \leftarrow ([m] -$	Z  ry is 0 lata memory sult is 0, the ded and a ceed with 1)	AC √ Try are decine following dummy cy the next in	C √ remented l g instructio cle is repla struction (	by 1. If the result is 0, the n, fetched during the caced to get the proper in
Affected flag(s) <b>SDZ [m]</b> Description Operation	[m] ← AC TO Skip if dec The conte instructior instructior tion (2 cyc	C+[m]+C PDF crement da ints of the s in is skippe n execution cles). Othe	OV √ ata memo specified d d. If the re n, is discar erwise prod	Z √ ry is 0 lata memo sult is 0, th ded and a ceed with	AC √ ory are deci ne following dummy cy	C √ remented l g instructio cle is repla	by 1. If the result is 0, the n, fetched during the caced to get the proper in
Affected flag(s) <b>SDZ [m]</b> Description Operation	[m] ← AC TO Skip if dec The conte instruction instruction tion (2 cyc Skip if ([m	C+[m]+C PDF crement da nts of the s n is skippe n execution cles). Othe n]-1)=0, [m	OV  ata memo specified d d. If the re h, is discar erwise prod $1 \leftarrow ([m] -$	Z  ry is 0 lata memory sult is 0, the ded and a ceed with 1)	AC √ Try are decine following dummy cy the next in	C √ remented l g instructio cle is repla struction (	by 1. If the result is 0, the n, fetched during the caced to get the proper in
Affected flag(s) <b>SDZ [m]</b> Description Operation	[m] ← AC TO Skip if dec The conte instruction tion (2 cyc Skip if ([m TO —	C+[m]+C PDF 	OV  ata memo specified d d. If the re h, is discar erwise prod $n] \leftarrow ([m] -$ OV -	Z  ry is 0 lata memory sult is 0, the ded and a ceed with 1) Z 	AC √ Try are decine following dummy cy the next in	C √ remented l g instructio cle is repla struction ( C 	by 1. If the result is 0, the n, fetched during the caced to get the proper in
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s)	[m] ← AC TO 	C+[m]+C PDF 	OV ata memoo specified o d. If the re- n, is discar- erwise proo- $n] \leftarrow ([m] -$ OV OV ermory and specified o d. The resi- sult is 0, the ded and a	Z √ ry is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is stored e following dummy cy	AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented   g instructio cle is repla struction ( C C Skip if 0 remented   cumulator   n, fetched aced to ge	by 1. If the result is 0, the n, fetched during the caced to get the proper in
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b>	[m] ← AC TO 	C+[m]+C PDF Crement da ints of the s in is skippe in execution cles). Other in -1)=0, [m PDF 	OV ata memoo specified c d. If the re n, is discar erwise prov $n] \leftarrow ([m] -$ OV w ermory and specified c d. The result is 0, the ded and a boceed with	Z √ ry is 0 lata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is store e following dummy cy the next i	AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented   g instructio cle is repla struction ( C C Skip if 0 remented   cumulator   n, fetched aced to ge	by 1. If the result is 0, the on, fetched during the c aced to get the proper in 1 cycle).
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description	[m] ← AC	C+[m]+C PDF Crement da ints of the s in is skippe in execution cles). Other in -1)=0, [m PDF 	OV ata memoo specified c d. If the re n, is discar erwise prov $n] \leftarrow ([m] -$ OV w ermory and specified c d. The result is 0, the ded and a boceed with	Z √ ry is 0 lata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is store e following dummy cy the next i	AC √ AC AC AC AC AC AC AC AC AC AC	C √ remented   g instructio cle is repla struction ( C C Skip if 0 remented   cumulator   n, fetched aced to ge	by 1. If the result is 0, the on, fetched during the c aced to get the proper in 1 cycle).



	SET [m] Description Operation	Set data r Each bit c [m] ← FF	of the spec	ified data	memory is	set to 1.		
	Affected flag(s)	ТО	PDF	OV	Z	AC	С	
	SET [m]. i	Set bit of	data mem	ory				
	Description	Bit i of the	e specified	data mem	nory is set	to 1.		
	Operation	[m].i ← 1						
	Affected flag(s)							1
		то	PDF	OV	Z	AC	С	
et4U.com								
	SIZ [m]	Skip if inc	rement da	ita memory	y is 0			
	Description	lowing ins dummy cy	struction, f	fetched du laced to ge	ring the c	urrent ins	truction ex	by 1. If the result is 0, the fol- ecution, is discarded and a les). Otherwise proceed with
	Operation	Skip if ([m	n]+1)=0, [m	n] ← ([m]+	1)			
	Affected flag(s)							1
		то	PDF	OV	Z	AC	С	
				_			—	
	SIZA [m]	Incremen	t data men	nory and p	lace resul	t in ACC,	skip if 0	
	Description	instructior mains und struction	n is skippe changed. I execution,	ed and the f the result , is discar	result is s is 0, the fo ded and	stored in t ollowing in a dummy	he accum struction, f cycle is	by 1. If the result is 0, the next ulator. The data memory re- fetched during the current in- replaced to get the proper action (1 cycle).
	Operation	Skip if ([m	n]+1)=0, A	CC ← ([m]	+1)			
	Affected flag(s)							1
		то	PDF	OV	Z	AC	С	
						_		
	SNZ [m].i	Skip if bit	i of the da	ta memory	/ is not 0			
	Description	lf bit i of th	e specified	d data men	nory is not	0, the nex	t instructio	n is skipped. If bit i of the data
		is discard	ed and a d	-	le is replac	ced to get	-	current instruction execution, instruction (2 cycles). Other-
	Operation	Skip if [m]	l.i≠0					
	Affected flag(s)							]
		то	PDF	OV	Z	AC	С	
			—				—	

HOLTEK	

SUB A,[m]	Subtract data memory from the accumulator							
Description	The specified data memory is subtracted from the contents of the accumulator, leaving result in the accumulator.							
Operation	$ACC \leftarrow ACC+[\overline{m}]+1$							
Affected flag(s)								
	TO PDF OV Z AC C							
SUBM A,[m]	Subtract data memory from the accumulator							
Description	The specified data memory is subtracted from the contents of the accumulato result in the data memory.							
Operation	$[m] \leftarrow ACC + [\overline{m}] + 1$							
Affected flag(s)								
	TO PDF OV Z AC C							
SUB A,x	Subtract immediate data from the accumulator							
Description	The immediate data specified by the code is subtracted from the contents of the accur tor, leaving the result in the accumulator.							
Operation	$ACC \leftarrow ACC + \overline{x} + 1$							
Affected flag(s)								
	TO PDF OV Z AC C							
SWAP [m]	Swap nibbles within the data memory							
Description	The low-order and high-order nibbles of the specified data memory (1 of the ries) are interchanged.							
Operation	$[m].3\sim[m].0\leftrightarrow[m].7\sim[m].4$							
Affected flag(s)								
	TO PDF OV Z AC C							
	Swap data memory and place result in the accumulator							
SWAPA [m]								
	The low-order and high-order nibbles of the specified data memory are interching the result to the accumulator. The contents of the data memory remain u							
SWAPA [m] Description Operation								
·	ing the result to the accumulator. The contents of the data memory remain u ACC.3~ACC.0 $\leftarrow$ [m].7~[m].4							

HOLTEK	

SZ [m]	Skip if data memory is 0
Description	If the contents of the specified data memory are 0, the following instruction, fetched d the current instruction execution, is discarded and a dummy cycle is replaced to ge proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m]=0
Affected flag(s)	
	TO PDF OV Z AC C
SZA [m]	Move data memory to ACC, skip if 0
Description	The contents of the specified data memory are copied to the accumulator. If the conte 0, the following instruction, fetched during the current instruction execution, is disca and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise pro with the next instruction (1 cycle).
Operation	Skip if [m]=0
Affected flag(s)	
	TO PDF OV Z AC C
SZ [m].i	Skip if bit i of the data memory is 0
Description	If bit i of the specified data memory is 0, the following instruction, fetched during the cu instruction execution, is discarded and a dummy cycle is replaced to get the proper ins tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m] i=0
Operation	Skip if [m].i=0
Operation Affected flag(s)	
Affected flag(s)	TO         PDF         OV         Z         AC         C           —         —         —         —         —         —         —
Affected flag(s) TABRDC [m]	
	TO       PDF       OV       Z       AC       C
Affected flag(s) TABRDC [m] Description	TO       PDF       OV       Z       AC       C
Affected flag(s) <b>TABRDC [m]</b> Description Operation	TO       PDF       OV       Z       AC       C
Affected flag(s) <b>TABRDC [m]</b> Description Operation	TO       PDF       OV       Z       AC       C $     -$ Move the ROM code (current page) to TBLH and data memory         The low byte of ROM code (current page) addressed by the table pointer (TBLP) is m to the specified data memory and the high byte transferred to TBLH directly.         [m] $\leftarrow$ ROM code (low byte)         TBLH $\leftarrow$ ROM code (high byte)
Affected flag(s) <b>TABRDC [m]</b> Description Operation Affected flag(s)	TO       PDF       OV       Z       AC       C
Affected flag(s) <b>TABRDC [m]</b> Description Operation	TO       PDF       OV       Z       AC       C $     -$ Move the ROM code (current page) to TBLH and data memory         The low byte of ROM code (current page) addressed by the table pointer (TBLP) is m to the specified data memory and the high byte transferred to TBLH directly.         [m] $\leftarrow$ ROM code (low byte)         TBLH $\leftarrow$ ROM code (high byte)         TO       PDF       OV       Z       AC       C $    -$
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	TO       PDF       OV       Z       AC       C
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	TO       PDF       OV       Z       AC       C
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	TO       PDF       OV       Z       AC       C

HOLTEK


XOR A,[m]	Logical X	OR accum	ulator with	n data mer	nory			
Description			lator and t and the re			5.		
Operation	$ACC \leftarrow A$	CC "XOR	" [m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_		$\checkmark$	_	_		
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	umulator			
Description			d data me The result	5		•		
Operation	[m] ← AC	C "XOR"	[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_		$\checkmark$				
XOR A,x	Logical XOR immediate data to the accumulator							
Description			ator and th s stored in	•	•			
Operation	$ACC \leftarrow A$	CC "XOR	″ x					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	_	$\checkmark$	_			
	· · · · · · · · · · · · · · · · · · ·			•	•			



## **Package Information**

D

20-pin SOP (300mil) Outline Dimensions



Ē


www.DataSheet4U.com



Symbol	Dimensions in mil							
Symbol	Min.	Nom.	Max.					
A	394	_	419					
В	290		300					
С	14	_	20					
C′	490		510					
D	92	_	104					
E	_	50	—					
F	4	_	—					
G	32		38					
Н	4		12					
α	0°	_	10°					



### 20-pin SSOP (150mil) Outline Dimensions



È



www.DataSheet4U.com


Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	228	—	244
В	150		158
С	8		12
C′	335		347
D	49		65
E		25	_
F	4		10
G	15	_	50
Н	7		10
α	0°		8°



## **Product Tape and Reel Specifications**

### **Reel Dimensions**





#### SOP 20W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

### SSOP 20S (150mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8+0.3 0.2
T2	Reel Thickness	22.2±0.2



### **Carrier Tape Dimensions**



#### /w.DataSheet4U.com

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 _0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
B0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

#### SSOP 20S (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0+0.3 0.1
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
B0	Cavity Width	9.0±0.1
K0	Cavity Depth	2.3±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3



ww.DataSheet4U.com

#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

#### Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

#### Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.