MEMORY cmos 4 M × 4 BITS FAST PAGE MODE DYNAMIC RAM

MB8116400B-50/-60

CMOS 4,194,304 × 4 BITS Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB8116400B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB8116400B features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB8116400B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116400B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116400B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116400B are not critical and all inputs are TTL compatible.


■ PRODUCT LINE & FEATURES

Paran	neter	MB8116400B-50	MB8116400B-60	
RAS Access Time		50 ns max.	60 ns max.	
Random Cycle Time		90 ns min.	110 ns min.	
Address Access Time		25 ns max.	30 ns max.	
CAS Access Time	• -	15 ns max.	15 ns max.	
Fast Page Mode Cycle T	ime	35 ns min.	40 ns min.	
Low Power	Operating current	495 mW max.	412.5 mW max.	
Dissipation	Standby current	11 mW max. (TTL level)/5.5 mW max. (CMOS leve		

- 4,194,304 words × 4 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 4096 refresh cycles every 65.6 ms


- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

■ PACKAGE




Package and Ordering Information

- 26-pin plastic (300 mil.) SOJ,order as MB8116400B-xxPJ
- 26-pin plastic (300 mil.) TSOP-II with normal bend leads, order as MB8116400B-xxPFTN



■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ ₁ to DQ ₄	Data Input/Output
WE	Write Enable.
RAS	Row address strobe.
A ₀ to A ₁₁	Address inputs.
Vcc	+5 volt power supply.
ŌĒ	Output enable.
CAS	Column address strobe.
Vss	Circuit ground.

■ FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input			Address Input		Input Data		Refresh	Note	
Operation wode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L	Н→Х	L	_	_	_	Valid	Yes	Previous data is kept.

X: "H" or "L"

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A_0 to A_{11}) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, twelve row address bits are input on pins A_0 -through- A_{11} and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁-DQ₄) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

tcac : from the falling edge of \overline{CAS} when tred is greater than tred (max).

taa : from column address input when trad is greater than trad (max).

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

^{* :} It is impossible in Fast Page Mode.

The data remains valid until either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB8116400Bs are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +7	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	_	-50 to +50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
Supply Voltage	*1	Vcc	4.5	5.0	5.5	\/		
Supply voltage	'	Vss	0	0	0	V	000 to 17000	
Input High Voltage, all inputs	*1	ViH	2.4	_	6.5	V	0°C to +70°C	
Input Low Voltage, all inputs/outputs*	*1	VıL	-0.3	_	0.8	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toA11	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	5	pF
Input/Output Capacitance, DQ₁ to DQ₄	Сра	_	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Doromoto-	Notes	lotos		Conditions	Values			Unit
Parameter	Notes		Symbol	Conditions	Min.	Тур.	Гур. Мах.	
Output High Voltage)		Vон	он Іон = –5.0 mA		_	_	V
Output Low Voltage			Vol	loL = 4.2 mA	_	_	0.4	V
Input Leakage Current (Any Input)			I _{I(L)}	$ \begin{array}{l} 0 \ V \leq V_{IN} \leq V_{CC}; \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V; \\ V_{SS} = 0 \ V; \ All \ other \ pins \\ under \ test = 0 \ V \\ \end{array} $	-10	_	10	μΑ
Output Leakage Current			I _{O(L)}	0 V ≤ V _{OUT} ≤ V _{CC} ; Data out disabled		_	10	
Operating Current	*2	MB8116400B-50	lcc ₁	RAS & CAS cycling;	_	_	90	mA
(Average Power Supply Current)	۷	MB8116400B-60	ICC1				75	
Standby Current	*2	TTL level		RAS = CAS = V _{IH}		_	2.0	mA
(Power Supply Current)	2	CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge Vcc -0.2 V$	_		1.0	
Refresh Current #1	*2	MB8116400B-50	1	$\overline{\text{CAS}} = V_{\text{IH}}, \overline{\text{RAS}} \text{ cycling};$		_	90	
(Average Power Supply Current)	2	MB8116400B-60	Іссз	trc = min			75	mA
Fast Page Mode	*2	MB8116400B-50	1	RAS = V _{IL} , CAS cycling;	_	_	80	A
Current	2	MB8116400B-60	Icc4	trc = min			70	mA
Refresh Current #2			laas	RAS cycling; CAS-before-RAS;			90	mA
(Average Power Supply Current)	*2	MB8116400B-60		trc = min	_	_	75	IIIA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

(2.17.						MD0440		
No.	Parameter	Notes	Symbol		6400B-50		400B-60	Unit
	Time a Datassa an Datas ala		1	Min.	Max.	Min.	Max.	
1	Time Between Refresh		t _{REF}		65.6		65.6	ms
2	Random Read/Write Cycle Time		t RC	90	_	110	_	ns
3	Read-Modify-Write Cycle Time		trwc	126	_	150	_	ns
4	Access Time from RAS	*6,9	t rac		50		60	ns
5	Access Time from CAS	*7,9	tcac	_	15	_	15	ns
6	Column Address Access Time	*8,9	t AA		25	_	30	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
9	Output Buffer Turn off Delay Time	*10	toff	_	13	_	15	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		t RP	30	_	40	_	ns
12	RAS Pulse Width		tras	50	100000	60	100000	ns
13	RAS Hold Time		t RSH	15	_	15	_	ns
14	CAS to RAS Precharge Time		t CRP	5	_	5	_	ns
15	RAS to CAS Delay Time	*11,12	trcd	17	35	20	45	ns
16	CAS Pulse Width		tcas	15	_	15	_	ns
17	CAS Hold Time		t csH	50	_	60	_	ns
18	CAS Precharge Time (Normal)	*19	t CPN	7	_	10	_	ns
19	Row Address Set Up Time		tasr	0	_	0	_	ns
20	Row Address Hold Time		t rah	7	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		t cah	7	_	10	_	ns
23	Column Address Hold Time from F	RAS	t ar	24	_	30	_	ns
24	RAS to Column Address Delay Time	*13	t rad	12	25	15	30	ns
25	Column Address to RAS Lead Tim	е	t ral	25	_	30	_	ns
26	Column Address to CAS Lead Tim	е	t CAL	25	_	30	_	ns
27	Read Command and Set Up Time		trcs	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	t rch	0	_	0	_	ns
30	Write Command Set Up Time	*15	twcs	0	_	0	_	ns
31	Write Command Hold Time		t wcH	7	_	10	_	ns
32	Write Hold Time from RAS		twcr	24	_	30	_	ns
					1		1	


(Continued)


(Continued)

No.	Parameter Notes	Symbol	MB8116	400B-50	MB8116	400B-60	Unit
NO.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
33	WE Pulse Width	twp	7	_	10	_	ns
34	Write Command to RAS Lead Time	t RWL	13		15	_	ns
35	Write Command to CAS Lead Time	tcwL	15	_	15	_	ns
36	DIN Set Up Time	t DS	0	_	0	_	ns
37	DIN Hold Time	t DH	7		10	_	ns
38	Data Hold Time from RAS	t DHR	24	_	30	_	ns
39	RAS to WE Delay Time *20	t RWD	68	_	80	_	ns
40	CAS to WE Delay Time *20	tcwd	33	_	35	_	ns
41	Column Address to $\overline{\text{WE}}$ Delay *20	t awd	43	_	50	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t rpc	5	_	5	_	ns
43	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before-RAS Refresh	tcsr	0	_	0	_	ns
44	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	t chr	10	_	10	_	ns
45	WE Set Up Time from RAS	twsr	0	_	0	_	ns
46	WE Hold Time from RAS	twhr	10	_	10	_	ns
47	Access Time from $\overline{\text{OE}}$ *9	t oea	_	15	_	15	ns
48	Output Buffer Turn Off Delay *10	t oez	_	13	_	15	ns
49	OE to RAS Lead Time for Valid Data	t oel	5	_	5	_	ns
50	OE Hold Time Referenced to *16	t 0EH	5	_	5	_	ns
51	OE to Data In Delay Time	toed	13	_	15	_	ns
52	CAS to Data In Delay Time	tcdd	13	_	15	_	ns
53	DIN to CAS Delay Time *17	tozc	0	_	0	_	ns
54	DIN to OE Delay Time *17	t dzo	0		0	_	ns
55	Fast Page Mode RAS Pulse Width	t RASP	_	100000	_	100000	ns
60	Fast Page Mode Read/Write Cycle Time	t PC	35	_	40	_	ns
61	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	73	_	80	_	ns
62	Access Time from CAS Precharge *9,18	t CPA	_	30	_	35	ns
63	Fast Page Mode CAS Precharge Time	t CP	7	_	10	_	ns
64	Fast Page Mode RAS Hold Time from CAS Precharge	t rhcp	30	_	35	_	ns
65	Fast Page Mode CAS Precharge to WE Delay Time	t CPWD	48	_	55	_	ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V.
- *3. An initial pause (RAS=CAS=VIH) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 5$ ns.
- *5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- *6. Assumes that trcd ≤ trcd (max), trad ≤ trad (max). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa$ tcac $t\tau$, access time is tcac.
- *8. If trad ≥ trad (max) and tasc ≤ taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to two TTL loads and 100 pF.
- *10. toff and tofz is specified that output buffer change to high-impedance state.
- *11. Operation within the trod (max) limit ensures that trace (max) can be met. trod (max) is specified as a reference point only; if trod is greater than the specified trod (max) limit, access time is controlled exclusively by trace or trad.
- *12. t_{RCD} (min) = t_{RAH} (min)+ 2 t_{T} + t_{ASC} (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwd, t,rwd and tawd are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state thoughout the entire cycle. If tcwd > tcwd (min), trwd > trwd (min), and tawd > tawd (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwL, tcwL, and tral specifications.






To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, $\overline{OE}(t_{OEA})$ or column addresses (t_{AA}) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If \overline{OE} is brought Low after trac, toac, or taa (whichever occurs later), access time = toea.


However, if either CAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.






DESCRIPTION

Test Mode;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally. The test mode function is entered by performing a $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of CA0 and CA1. In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQ₁ only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all "L" or all "H", a "H" level is output. When the sixteenth bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 10 ns from the specified value in the data sheet trc, trwc, trac, tcac, taa, tras, trsh, tcas, tcsh, tral, tcal, trwb, tcwb, tcwb, tryb, trhcp.



A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₁₁ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₁₁ are defined by latching levels on A₀ to A₁₁ at the second falling edge of CAS.

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 $\overline{\text{RAS}}$ only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

No.	_	Symbol	MB8116	400B-50	MB8116	Unit	
	Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	t FCAC	_	45	_	50	ns
91	Column Address Hold Time	t FCAH	35	_	35	_	ns
92	CAS to WE Delay Time	t FCWD	63	_	70	_	ns
93	CAS Pulse width	t FCAS	45	_	50	_	ns
94	RAS Hold Time	t FRSH	45	_	50	_	ns

Note. Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.


■ PACKAGE DIMENSIONS

(Suffix: -PJ)



■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0

Fax: (06103) 690-0

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan