Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs

Rev. 01 — 9 April 2010

Preliminary data sheet

### 1. General description

The ADC1210S is a single-channel 12-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performances and low power consumption at sample rates up to 125 Msps. Pipelined architecture and output error correction ensure the ADC1210S is accurate enough to guarantee zero missing codes over the entire operating range. Supplied from a single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode, thanks to a separate digital output supply. It supports the Low Voltage Differential Signalling (LVDS) Double Data Rate (DDR) output standard. An integrated Serial Peripheral Interface (SPI) allows the user to easily configure the ADC. The device also includes a SPI programmable full-scale to allow flexible input voltage range from 1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to input frequencies of 170 MHz or more, the ADC1210S is ideal for use in communications, imaging and medical applications.

### 2. Features and benefits

- SNR, 70 dBFS; SFDR, 86 dBc
- Sample rate up to 125 Msps
- 12-bit pipelined ADC core
- Clock input divider by 2 for less jitter contribution
- Single 3 V supply
- Flexible input voltage range: 1 V p-p to 2 V p-p
- CMOS or LVDS DDR digital outputs
- Pin compatible with the ADC1410S series and the ADC1010 series
- HVQFN40 package

- Input bandwidth, 600 MHz
- Power dissipation, 430 mW at 80 Msps
- Serial Peripheral Interface (SPI)
- Duty cycle stabilizer
- Fast OuT of Range (OTR) detection
- INL ±0.25 LSB, DNL ±0.12 LSB
- Offset binary, two's complement, gray code
- Power-down and Sleep modes

### 3. Applications

- Wireless and wired broadband communications
- Spectral analysis
- Ultrasound equipment

- Portable instrumentation
- Imaging systems
- Software define radio



www.DataSheet4U.com




ADC1210S series; CMOS or LVDS DDR digital outputs

### 4. Ordering information

Table 1. Ordering in	nformation									
Type number	f <sub>s</sub> (Msps)	Package								
		Name	Description	Version						
ADC1210S125HN/C1	125	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-6						
ADC1210S105HN/C1	105	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-6						
ADC1210S080HN/C1	80	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-6						
ADC1210S065HN/C1	65	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-6						

### 5. Block diagram




ADC1210S\_SER\_1
Preliminary data sheet

ADC1210S series; CMOS or LVDS DDR digital outputs

### 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

#### Table 2. Pin description (CMOS digital outputs)

		The second second	
Symbol	Pin	Type <sup>[1]</sup>	Description
REFB	1	0	bottom reference
REFT	2	0	top reference
AGND	3	G	analog ground
VCM	4	0	common-mode output voltage
VDDA	5	Р	analog power supply
AGND	6	G	analog ground
INM	7	I	complementary analog input
INP	8	I	analog input
AGND	9	G	analog ground
VDDA	10	Р	analog power supply
VDDA	11	Р	analog power supply
CLKP	12	I	clock input
CLKM	13	I	complementary clock input
DEC	14	0	regulator decoupling node
OE	15	I	output enable, active LOW
PWD	16		power down, active HIGH

ADC1210S\_SER\_1 Preliminary data sheet

3 of 36

### ADC1210S series; CMOS or LVDS DDR digital outputs

Table 2.	Pin desc	ription (CMC	OS digital outputs)continued
Symbol	Pin	Type <mark>[1]</mark>	Description
D11	17	0	data output bit 11 (MSB)
D10	18	0	data output bit 10
D9	19	0	data output bit 9
D8	20	0	data output bit 8
D7	21	0	data output bit 7
D6	22	0	data output bit 6
D5	23	0	data output bit 5
D4	24	0	data output bit 4
D3	25	0	data output bit 3
D2	26	0	data output bit 2
D1	27	0	data output bit 1
D0	28	0	data output bit 0 (LSB)
n.c.	29	-	not connected
n.c.	30	-	not connected
DAV	31	0	data valid output clock
n.c.	32	-	not connected
VDDO	33	Р	output power supply
OGND	34	G	output ground
OTR	35	0	out of range
SCLK/DFS	S 36	I	SPI clock
			data format select
SDIO/ODS	S 37	I/O	SPI data IO
			output data standard
CS	38	I	SPI chip select
SENSE	39	I	reference programming pin
VREF	40	I/O	voltage reference input/output

[1] P: power supply; G: ground; I: input; O: output; I/O: input/output.

#### Table 3. Pin description (LVDS/DDR) digital outputs)

Symbol	Pin <sup>[1]</sup>	Type <sup>[2]</sup>	Description
D10_D11_M	17	0	differential output data D10 and D11 multiplexed, complement
D10_D11_P	18	0	differential output data D10 and D11 multiplexed, true
D8_D9_M	19	0	differential output data D8 and D9 multiplexed, complement
D8_D9_P	20	0	differential output data D8 and D9 multiplexed, true
D6_D7_M	21	0	differential output data D6 and D7 multiplexed, complement
D6_D7_P	22	0	differential output data D6 and D7 multiplexed, true
D4_D5_M	23	0	differential output data D4 and D5 multiplexed, complement
D4_D5_P	24	0	differential output data D4 and D5 multiplexed, true
D2_D3_M	25	0	differential output data D2 and D3 multiplexed, complement
D2_D3_P	26	0	differential output data D2 and D3 multiplexed, true
D0_D1_M	27	0	differential output data D0 and D1 multiplexed, complement
D0_D1_P	28	0	differential output data D0 and D1 multiplexed, true
n.c.	29	-	not connected

ADC1210S\_SER\_1
Preliminary data sheet

com

### ADC1210S series; CMOS or LVDS DDR digital outputs

 Table 3.
 Pin description (LVDS/DDR) digital outputs) ... continued

Symbol	Pin <sup>[1]</sup>	Type <sup>[2]</sup>	Description
n.c.	30	-	not connected
DAVM	31	0	data valid output clock, complement
DAVP	32	0	data valid output clock, true

[1] Pins 1 to 16 and pins 33 to 40 are the same for both CMOS and LVDS DDR outputs (see Table 2)

[2] P: power supply; G: ground; I: input; O: output; I/O: input/output.

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Vo	output voltage	pins D11 to D0 or pins D11P to D0P and D11M to D0M	-0.4	+3.9	V
V <sub>DDA</sub>	analog supply voltage		-0.4	+3.9	V
V <sub>DDO</sub>	output supply voltage		-0.4	+3.9	V
T <sub>stg</sub>	storage temperature		-55	+125	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
Tj	junction temperature		-	125	°C

### 8. Thermal characteristics

Table 5.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient		[1] 22.5	K/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case		[ <u>1]</u> 11.7	K/W

[1] Value for six layers board in still air with a minimum of 25 thermal vias.

ADC1210S series; CMOS or LVDS DDR digital outputs

### 9. Static characteristics

Supplies         2.85         3.0         3           VDDA         analog supply voltage         CMOS mode         1.65         1.8         3           UDD         output supply current         f <sub>a</sub> = 125 Msps; f <sub>a</sub> = 70 MHz         2.85         3.0         3           IDDA         analog supply current         f <sub>a</sub> = 125 Msps; f <sub>a</sub> = 70 MHz         2.10         -           IDDO         output supply current         f <sub>a</sub> = 125 Msps; f <sub>a</sub> = 70 MHz         -         2.00         -         12         -           IDDO         output supply current         f <sub>a</sub> = 125 Msps; f <sub>a</sub> = 70 MHz         -         80         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -         12         -         -					acteristics <sup>[1]</sup>	Static cha	Table 6.	
VDDA         analog supply voltage         2.85         3.0         3           VDDA         output supply voltage         CMOS mode         1.65         1.8         3           IDDA         analog supply current         f <sub>isk</sub> = 125 Msps; f <sub>1</sub> =70 MHz         -         210         -           IDDA         analog supply current         CMOS mode f <sub>isk</sub> = 125 Msps; f <sub>1</sub> =70 MHz         -         210         -           IDDA         output supply current         CMOS mode f <sub>isk</sub> = 125 Msps; f <sub>1</sub> =70 MHz         -         230         -           IDDA         output supply current         CMOS mode: f <sub>isk</sub> = 125 Msps; f <sub>1</sub> =70 MHz         -         830         -           IDDA         power dissipation         ADC1210S125; analog supply only         -         830         -           ADC1210S080; analog supply only         -         830         -	Max U	Тур Ма	Min	Conditions	neter	Parar	Symbol	
VDDD         output supply voltage         CMOS mode         1.65         1.8         3           IDDA         analog supply current         f <sub>alk</sub> = 125 Msps; f <sub>1</sub> =70 MHz         -         210         -           IDDA         output supply current         CMOS mode; f <sub>alk</sub> = 125 Msps; f <sub>1</sub> =70 MHz         -         210         -           IDDA         output supply current         CMOS mode; f <sub>alk</sub> = 125 Msps; f <sub>1</sub> =70 MHz         -         12         -           IDDA         power dissipation         ADC1210S125; analog supply only         -         630         -           ADC1210S105; analog supply only         -         550         -         -         430         -           ADC1210S080; analog supply only         -         880         -         -         400         -           Clock inputs: pins CLKP and CLKM         power-down mode         -         2         -<							Supplies	
$ \frac{1}{1000} \text{ manages supply current } f_{cik} = 125 \text{ Msps; } f_ = 70 \text{ MHz} - 210 -$	3.4 V	3.0 3.4	2.85		supply voltage	analo	V <sub>DDA</sub>	
$\begin{split} \begin{tabular}{ c c c } \begin{tabular}{ c c c } $ analog supply current $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	3.6 V	1.8 3.6	1.65	CMOS mode	supply voltage	outpu	V <sub>DDO</sub>	
$\begin{tabular}{ c                                   $	3.6 V	3.0 3.6	2.85	LVDS DDR mode				
Image: Problem of the transmission of transmi	- r	210 -	-	$f_{clk}$ = 125 Msps; $f_i$ =70 MHz	supply current	analo	I <sub>DDA</sub>	
P         power dissipation         ADC1210S125; analog supply only         -         630         -           ADC1210S105; analog supply only         -         550         -           ADC1210S060; analog supply only         -         430         -           ADC1210S080; analog supply only         -         40         -           ADC1210S080; analog supply only         -         40         -           Clock inputs: pins CLKP and CLKM         -         40         -           LVPECL         -         -         40         -           Vi(ak)dif         differential clock input voltage         peak-to-peak         -         +         -           Vickoviff         differential clock input voltage         peak-to-peak         ±0.8         ±3.0         -           Virakoviff         differential clock input voltage         peak-to-peak         ±0.8         ±3.0         -           Virakoviff         differential clock input voltage         peak-to-peak         ±0.8         ±0.8	- rr	12 -	-		supply current	outpu	I <sub>DDO</sub>	
Analog supply only         ADC1210S105; analog supply only         -         550         -           ADC1210S080; analog supply only         -         430         -           ADC1210S080; analog supply only         -         880         -           ADC1210S065; analog supply only         -         2         -           Beep mode         -         2         -           Vir(ak)diff         differential clock input voltage         peak-to-peak         -         400         -           LVDECL         Vir(ak)diff         differential clock input voltage         peak-to-peak         -         1.6         -           Vir(ak)diff         differential clock input voltage         peak-to-peak         1.0.8         ±0.70         -           SINE wave         Vir(ak)diff         differential clock input voltage         peak-to-peak         ±0.8         ±3.0         -           LVCMOS         Vir(ak)diff         differential clock input voltage         0.70         -         -           Vir(ak)diff         differential clock input voltage         peak-to-peak         ±0.8         ±3.0         -           LVCMOS         Vir(ak)diff         differential clock input voltage         0.70         -         -           Vir(ak)diff <td>- rr</td> <td>39 -</td> <td>-</td> <td></td> <td></td> <td></td> <td></td>	- rr	39 -	-					
analog supply only         -         430         -           ADC1210S080; analog supply only         -         430         -           ADC1210S080; analog supply only         -         880         -           ADC1210S080; analog supply only         -         880         -           ADC1210S080; analog supply only         -         880         -           ADC1210S080; analog supply only         -         400         -           Steep mode         -         400         -           Clock inputs: pins CLKP and CLKM         -         +         1.6         -           LVPECL         -         -         40.70         -           Vi(ak)dif         differential clock input voltage         peak-to-peak         -         +         0.70         -           SINE wave         -         -         0.0         +         0.70         -         -           V <sub>i</sub> (ak)dif         differential clock input voltage         peak-to-peak         +         +         0.70         -         -         0           V <sub>i</sub> (ak)dif         differential clock input voltage         peak-to-peak         +         0.70         -         -         0           V <sub>i</sub> (ak)dif         different	- rr	630 -	-		dissipation	powe	Ρ	
analog supply only         power-down mode         a         2         a         B         Clock inputs: bits CLKP and CLKM         power-down mode         a         400         Clock inputs: bits CLKP and CLKM         power-down mode         a         4 <th colspa<="" td=""><td>- r</td><td>550 -</td><td>-</td><td></td><td></td><td></td><td></td></th>	<td>- r</td> <td>550 -</td> <td>-</td> <td></td> <td></td> <td></td> <td></td>	- r	550 -	-				
analog supply only         analog supply only           power-down mode         -         2         -           sleep mode         -         40         -           Clock inputs: pins CLKP and CLKM             LVPECL         -         ±1.6         -           l(clk)dif         differential clock input voltage         peak-to-peak         -         ±0.70         -           LVDS         -         ±0.70         -         ±0.70         -         -         -         -         -         -         -         -         -         -         -         -         -         -         0.70         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         0         -         -         -         -         -         -         -         -         -         -         -         -         -         0         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         - <t< td=""><td>- rr</td><td>430 -</td><td>-</td><td></td><td></td><td></td><td></td></t<>	- rr	430 -	-					
Image         Image <th< td=""><td>- rr</td><td>380 -</td><td>-</td><td>,</td><td></td><td></td><td></td></th<>	- rr	380 -	-	,				
Clock inputs: pins CLKP and CLKM           LVPECL	- rr	2 -	-	power-down mode				
LVPECL         Vi(clk)dif         differential clock input voltage         peak-to-peak         -         ±1.6         -           LVDS         -         ±0.70         -         -         ±0.70         -           SINE wave         -         ±0.70         -         -         ±0.70         -           Vi(clk)dif         differential clock input voltage         peak-to-peak         -         ±0.8         ±3.0         -           SINE wave         -         -         0.8         ±3.0         -         -         -         0           V(clk)dif         differential clock input voltage         peak-to-peak         ±0.8         ±3.0         -         -         -         0         -         0         -         0         -         0         -         0         -         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0	- n	40 -	-	sleep mode				
Vi(clk)dif         differential clock input voltage         peak-to-peak         -         ±1.6         -           LVDS         -         ±0.70         -           SINE wave         -         ±0.70         -           Vi(clk)dif         differential clock input voltage         peak-to-peak         -         ±0.70         -           SINE wave         -         ±0.8         ±3.0         -         -         CVCMOS         -         -         0         -         0         -         0         -         0         -         0         -         -         0         -         -         0         -         -         0         -         -         0         -         -         0         -         -         0         -         -         0         -         -         0         -         -         0         -         0         -         0         -         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -					KP and CLKM	uts: pins C	Clock inp	
LVDS         -         ±0.70         -           Vi(clk)dif         differential clock input voltage         peak-to-peak         -         ±0.70         -           SINE wave         -         ±0.70         -         SINE wave         -         ±0.70         -           Vi(clk)dif         differential clock input voltage         peak-to-peak         ±0.8         ±3.0         -           LVCMOS         -         -         0         -         0           VIL         LOW-level input voltage         0.7V <sub>DDA</sub> -         -         0           VIH         HIGH-level input voltage         0.7V <sub>DDA</sub> -         -         0         0         -         0         0         -         0         0         -         0         0         -         0         0         -         0         0         -         0         0         -         0         0         -         0         0         -         0         -         0         -         -         4         4         4         4         4         4         -         -         -         -         -         -         0         -         -         -         - <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>LVPECL</td>							LVPECL	
Vi(clk)dif         differential clock input voltage         peak-to-peak         -         ±0.70         -           SINE wave         . </td <td>- V</td> <td>±1.6 -</td> <td>-</td> <td>peak-to-peak</td> <td>ntial clock input voltage</td> <td>differe</td> <td>V<sub>i(clk)dif</sub></td>	- V	±1.6 -	-	peak-to-peak	ntial clock input voltage	differe	V <sub>i(clk)dif</sub>	
SINE wave         ±0.8         ±3.0         -           V <sub>i(clk)dif</sub> differential clock input voltage         peak-to-peak         ±0.8         ±3.0         -           LVCMOS         -         -         0         -         0           V <sub>IL</sub> LOW-level input voltage         0.7V <sub>DDA</sub> -         -         0           Logic inputs: pins PWD and OE         -         -         0         -         0           V <sub>IL</sub> LOW-level input voltage         0         -         0         -         0           V <sub>IL</sub> LOW-level input voltage         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         4         -							LVDS	
Vi(clk)difdifferential clock input voltagepeak-to-peak $\pm 0.8$ $\pm 3.0$ $\pm$ LVCMOSVILLOW-level input voltage0VIHHIGH-level input voltage0.7V <sub>DDA</sub> Logic inputs: pins PWD and OEVILLOW-level input voltage0-0VIHHIGH-level input voltage0-0VIHHIGH-level input voltage2-VILLOW-level input current-10-+Serial peripheral interface: pins CS, SDIO/ODS, SCLK/DFS0-0VIHHIGH-level input voltage0.7V <sub>DDA</sub> -VILLOW-level input voltage0.7V <sub>DDA</sub> -VILLOW-level input voltage0.7V <sub>DDA</sub> -VILLOW-level input voltage0.7V <sub>DDA</sub> -VILHIGH-level input voltage0.7V <sub>DDA</sub> -VILLOW-level input current-10-+IHHIGH-level input current-10-+IHHIGH-level input current-50-+	- V	±0.70 -	-	peak-to-peak	ntial clock input voltage	differe	V <sub>i(clk)dif</sub>	
LVCMOS       -       -       0         V <sub>IL</sub> LOW-level input voltage       0.7V <sub>DDA</sub> -       -         Logic inputs: pins PWD and OE       -       0       -       0         V <sub>IL</sub> LOW-level input voltage       0       -       0         V <sub>IL</sub> LOW-level input voltage       0       -       0         V <sub>IL</sub> LOW-level input voltage       2       -       V         I <sub>L</sub> LOW-level input current       -10       -       +         I <sub>IL</sub> LOW-level input current       -10       -       +         Serial peripheral interface: pins CS, SDIO/ODS, SCLK/DFS       0       -       0         V <sub>IL</sub> LOW-level input voltage       0.7V <sub>DDA</sub> -       V         I <sub>I</sub> HIGH-level input voltage       0.7V <sub>DDA</sub> -       V         I <sub>IL</sub> LOW-level input voltage       0.7V <sub>DDA</sub> -       V         I <sub>IL</sub> LOW-level input current       -10       -       +         I <sub>IL</sub> LOW-level input current       -10       -       +         I <sub>IL</sub> LOW-level input current       -50       -       +						е	SINE wave	
$V_{IL}$ LOW-level input voltage0 $V_{IH}$ HIGH-level input voltage0.7V <sub>DDA</sub> Logic inputs: pins PWD and OE $V_{IL}$ LOW-level input voltage0-0 $V_{IH}$ HIGH-level input voltage2-V $V_{IL}$ LOW-level input current <tbd><math>V_{IH}</math>HIGH-level input current-10-+Serial peripheral interface: pins CS, SDIO/ODS, SCLK/DFS0-0<math>V_{IL}</math>LOW-level input voltage0-0<math>V_{IH}</math>HIGH-level input voltage0.7V<sub>DDA</sub>-V<math>I_{IH}</math>HIGH-level input current-10-+<math>I_{IL}</math>LOW-level input current-10-+<math>I_{IL}</math>HIGH-level input current-10-+<math>I_{IH}</math>HIGH-level input current-50-+</tbd>	- V	±3.0 -	±0.8	peak-to-peak	ntial clock input voltage	differe	V <sub>i(clk)dif</sub>	
VIHHIGH-level input voltage $0.7V_{DDA}$ $-$ Logic inputs: pins PWD and OE $0$ $ 0$ VILLOW-level input voltage $0$ $ 0$ VIHHIGH-level input voltage $2$ $ V_{DDA}$ ILLOW-level input current $-10$ $ -10$ Serial peripheral interface: pins CS, SDIO/ODS, SCLK/DFS $-10$ $ 0$ $V_{IL}$ LOW-level input voltage $0$ $ 0$ $V_{IL}$ LOW-level input voltage $0$ $ 0$ $V_{IL}$ LOW-level input voltage $0.7V_{DDA}$ $ V_{IL}$ $V_{IL}$ LOW-level input voltage $0.7V_{DDA}$ $ V_{IL}$ $V_{IL}$ HIGH-level input current $-10$ $-10$ $+$ $I_{IH}$ HIGH-level input current $-50$ $ +$							LVCMOS	
Logic inputs: pins PWD and OE $V_{IL}$ LOW-level input voltage0-0 $V_{IH}$ HIGH-level input voltage2-V $I_{IL}$ LOW-level input current <tbd>-&lt;</tbd>	0.3V <sub>DDA</sub> V	- 0.3	-		evel input voltage	LOW-	V <sub>IL</sub>	
VILLOW-level input voltage0-0VIHHIGH-level input voltage2-VIILLOW-level input current <tbd>-&lt;</tbd>	- V		$0.7V_{DDA}$		level input voltage	HIGH	V <sub>IH</sub>	
$V_{IH}$ HIGH-level input voltage2-V $I_{IL}$ LOW-level input current <tbd>-<tbd>-<tbd><tbd>-<tbd><tbd>-<tbd><tbd><tbd>-<tbd><tbd><tbd>+<tbd><tbd><tbd>+<tbd><tbd><tbd>+<tbd><tbd><tbd>+<tbd><tbd><tbd><tbd>+<tbd><tbd><tbd><tbd><tbd><tbd><tb< td=""><td></td><td></td><td></td><td></td><td>VD and OE</td><td>uts: pins P</td><td>Logic inpu</td></tb<></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd></tbd>					VD and OE	uts: pins P	Logic inpu	
$I_{IL}$ LOW-level input current <tbd><th< td=""><td>0.8 V</td><td>- 0.8</td><td>0</td><td></td><td>evel input voltage</td><td>LOW-</td><td>V<sub>IL</sub></td></th<></tbd>	0.8 V	- 0.8	0		evel input voltage	LOW-	V <sub>IL</sub>	
$I_{IH}$ HIGH-level input current $-10$ $ +$ Serial peripheral interface: pins CS, SDIO/ODS, SCLK/DFS $V_{IL}$ LOW-level input voltage $0$ $ 0$ $V_{IL}$ LOW-level input voltage $0.7V_{DDA}$ $ V_{IL}$ $I_{IL}$ LOW-level input current $-10$ $ +$ $I_{IH}$ HIGH-level input current $-50$ $ +$	V <sub>DDA</sub> V	- V <sub>C</sub>	2		level input voltage	HIGH	VIH	
Serial peripheral interface: pins CS, SDIO/ODS, SCLK/DFS         VIL       LOW-level input voltage       0       -       0         VIH       HIGH-level input voltage       0.7V <sub>DDA</sub> -       V         IL       LOW-level input current       -10       -       +         IIH       HIGH-level input current       -50       -       +	<tbd> μ</tbd>		<tbd></tbd>		evel input current	LOW		
$V_{IL}$ LOW-level input voltage0-0 $V_{IH}$ HIGH-level input voltage $0.7V_{DDA}$ -V $I_{IL}$ LOW-level input current-10-+ $I_{IH}$ HIGH-level input current-50-+	<b>+10</b> μ	- +1	-10		level input current	HIGH	I <sub>IH</sub>	
V_{IH}HIGH-level input voltage $0.7V_{DDA}$ VI <sub>IL</sub> LOW-level input current $-10$ +I <sub>IH</sub> HIGH-level input current $-50$ +				S, SCLK/DFS	face: pins CS, SDIO/OD	ipheral inte	Serial peri	
$V_{IH}$ HIGH-level input voltage $0.7V_{DDA}$ $V_{PDA}$ $V_{PDA}$ $I_{IL}$ LOW-level input current $-10$ $-10$ $+10$ $I_{IH}$ HIGH-level input current $-50$ $-50$ $+10$	0.3V <sub>DDA</sub> V	- 0.3	0		-	-		
$I_{IL}$ LOW-level input current $-10$ $+$ $I_{IH}$ HIGH-level input current $-50$ $-$	V <sub>DDA</sub> V		0.7V <sub>DDA</sub>		level input voltage	HIGH		
I <sub>IH</sub> HIGH-level input current –50 - +	<b>+10</b> μ		-10		evel input current	LOW-		
-	<b>+</b> 50 μ	- +5	-50		level input current	HIGH		
C <sub>1</sub> input capacitance - 4 -			-		·		CI	

6 of 36

### **NXP Semiconductors**

# ADC1210S series

#### ADC1210S series; CMOS or LVDS DDR digital outputs

Table 6.	Static characteristics <sup>[1]</sup> continued	d				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Digital ou	tputs, CMOS mode: pins D11 to D0	), OTR, DAV				
Output lev	rels, V <sub>DDO</sub> = 3 V					
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = <tbd></tbd>	OGND	-	$0.2V_{\text{DDO}}$	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = <tbd></tbd>	$0.8V_{DDO}$	-	$V_{DDO}$	V
I <sub>OL</sub>	LOW-level output current	3-state; output level = 0 V	-	<tbd></tbd>	-	μA
I <sub>OH</sub>	HIGH-level output current	3-state; output level = V <sub>DDA</sub>	-	<tbd></tbd>	-	μA
Co	output capacitance	high impedance; $\overline{OE} = HIGH$	-	3	-	pF
Output lev	rels, V <sub>DDO</sub> = 1.8 V					
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = <tbd></tbd>	OGND	-	$0.2V_{DDO}$	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = <tbd></tbd>	$0.8V_{DDO}$	-	$V_{DDO}$	V
Digital ou	tputs, LVDS mode: pins D11P to D	0P, D11M to D0M, DAVP and DAVM				
Output lev	rels, $V_{DDO} = 3 \text{ V}$ only, $R_L = 100 \Omega$					
V <sub>O(offset)</sub>	output offset voltage	output buffer current set to 3.5 mA	-	1.2	-	V
V <sub>O(dif)</sub>	differential output voltage	output buffer current set to 3.5 mA	-	350	-	mV
Co	output capacitance		-	<tbd></tbd>	-	pF
Analog in	puts: pins INP and INM					
l <sub>l</sub>	input current		-5	-	+5	μΑ
RI	input resistance		-	<tbd></tbd>	-	Ω
CI	input capacitance		-	5	-	pF
V <sub>I(cm)</sub>	common-mode input voltage	$V_{INP} = V_{INM}$	0.9	1.5	2	V
B <sub>i</sub>	input bandwidth		-	600	-	MHz
V <sub>I(dif)</sub>	differential input voltage	peak-to-peak	1		2	V
Common	mode output voltage: pin VCM					
V <sub>O(cm)</sub>	common-mode output voltage		-	V <sub>DDA</sub> / 2	-	V
I <sub>O(cm)</sub>	common-mode output current		-	<tbd></tbd>	-	μΑ
I/O refere	nce voltage: pin VREF					
V <sub>VREF</sub>	voltage on pin VREF	output	0.5	-	1	V
		input	0.5	-	1	V
Accuracy						
INL	integral non-linearity		-1.25	±0.25	+1.25	LSB
DNL	differential non-linearity	guaranteed no missing codes	-0.25	±0.12	+0.25	LSB
E <sub>offset</sub>	offset error		-	±2	-	mV
E <sub>G</sub>	gain error	full-scale		±0.5		%
Supply						
PSRR	power supply rejection ratio	100 mV (p-p) on V <sub>DDA</sub>	-	35	-	dBc

#### Table 6. Static characteristics<sup>[1]</sup> ...continued

[1] Typical values measured at  $V_{DDA} = 3 \text{ V}$ ,  $V_{DDO} = 1.8 \text{ V}$ ,  $T_{amb} = 25 \text{ °C}$  and  $C_L = 5 \text{ pF}$ ; minimum and maximum values are across the full temperature range  $T_{amb} = -40 \text{ °C}$  to +85 °C at  $V_{DDA} = 3 \text{ V}$ ,  $V_{DDO} = 1.8 \text{ V}$ ;  $V_{INP} - V_{INM} = -1 \text{ dBFS}$ ; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

7 of 36

### **10. Dynamic characteristics**

### **10.1 Dynamic characteristics**

Table 7.	Dynamic charact	eristics[1]													
Symbol	Parameter	Conditions	A	DC12105	S065	A	DC12108	S080	A	DC12105	6105	AD	C1210S	125	U
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Analog s	signal processing														
$\alpha_{2H}$	second harmonic	$f_i = 3 MHz$	-	87	-	-	87	-	-	86	-	-	88	-	С
	level	$f_i = 30 \text{ MHz}$	-	86	-	-	86	-	-	86	-	-	87	-	C
		$f_i = 70 \text{ MHz}$	-	85	-	-	85	-	-	84	-	-	85	-	C
		f <sub>i</sub> = 170 MHz	-	82	-	-	82	-	-	81	-	-	83	-	C
$\alpha_{3H}$	third harmonic	$f_i = 3 MHz$	-	86	-	-	86	-	-	85	-	-	87	-	C
	level	$f_i = 30 \text{ MHz}$	-	85	-	-	85	-	-	85	-	-	86	-	C
		$f_i = 70 \text{ MHz}$	-	84	-	-	84	-	-	83	-	-	84	-	C
		f <sub>i</sub> = 170 MHz	-	81	-	-	81	-	-	80	-	-	82	-	C
THD	total harmonic	f <sub>i</sub> = 3 MHz	-	85	-	-	85	-	-	84	-	-	86	-	c
	distortion	$f_i = 30 \text{ MHz}$	-	84	-	-	84	-	-	84	-	-	85	-	c
		f <sub>i</sub> = 70 MHz	-	83	-	-	83	-	-	82	-	-	83	-	c
	f <sub>i</sub> = 170 MHz	-	80	-	-	80	-	-	79	-	-	81	-	C	
ENOB	effective number	f <sub>i</sub> = 3 MHz	-	11.3	-	-	11.3	-	-	11.3	-	-	11.3	-	Ł
	of bits	$f_i = 30 \text{ MHz}$	-	11.3	-	-	11.3	-	-	11.3	-	-	11.2	-	Ł
		$f_i = 70 \text{ MHz}$	-	11.2	-	-	11.2	-	-	11.2	-	-	11.2	-	Ł
		f <sub>i</sub> = 170 MHz	-	11.1	-	-	11.1	-	-	11.1	-	-	11.1	-	Ł
SNR	signal-to-noise	$f_i = 3 MHz$	-	70.0	-	-	69.9	-	-	69.8	-	-	69.6	-	C
	ratio	$f_i = 30 \text{ MHz}$	-	69.5	-	-	69.5	-	-	69.5	-	-	69.4	-	C
		f <sub>i</sub> = 70 MHz	-	69.2	-	-	69.2	-	-	69.1	-	-	69.0	-	C
		f <sub>i</sub> = 170 MHz	-	68.8	-	-	68.8	-	-	68.7	-	-	68.6	-	C
SFDR	spurious-free	f <sub>i</sub> = 3 MHz	-	86	-	-	86	-	-	85	-	-	87	-	С
	dynamic range	$f_i = 30 \text{ MHz}$	-	85	-	-	85	-	-	85	-	-	86	-	С
	, ,	f <sub>i</sub> = 70 MHz	_	84	-	_	84	-	-	83	-	-	84	-	с

**NXP Semiconductors** 

ADC1210S series; CMOS or LVDS DDR digital outputs heet

www.DataSheet4U.com

#### Dynamic characteristics<sup>[1]</sup> ...continued Table 7.

1210S	Symbol Parameter		Conditions	ADC1210S065			ADC1210S080			AD	C1210S	105	ADC1210S125			Unit
_SER_				Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	IMD	Intermodulation	f <sub>i</sub> = 3 MHz	-	89	-	-	89	-	-	88	-	-	89	-	dBc
		distortion	$f_i = 30 \text{ MHz}$	-	88	-	-	88	-	-	88	-	-	88	-	dBc
			f <sub>i</sub> = 70 MHz	-	87	-	-	87	-	-	86	-	-	86	-	dBc
			f <sub>i</sub> = 170 MHz	-	84	-	-	85	-	-	83	-	-	84	-	dBc

[1] Typical values measured at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V, T<sub>amb</sub> = 25 °C and C<sub>L</sub> = 5 pF; minimum and maximum values are across the full temperature range T<sub>amb</sub> = -40 °C to +85 °C at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V; V<sub>INP</sub> - V<sub>INM</sub> = -1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

Preliminary data sheet

₿

© NXP B.V. 2010. All rights reserved. 9 of 36

### 10.2 Clock and digital output timing

#### Table 8. Clock and digital output timing characteristics<sup>[1]</sup>

Symbol	Parameter	Conditions	Α	DC12108	6065	A	DC1210S	080	AI	DC12105	6105	A	DC1210S	125	Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Clock tin	ning input: pins CLM	(P and CLKM						•							
f <sub>clk</sub>	clock frequency		20	-	65	60	-	80	75	-	105	100	-	125	MHz
t <sub>lat(data)</sub>	data latency time	clock cycles	-	14	-	-	14	-	-	14	-	-	14	-	clock cycle
δ <sub>clk</sub>	clock duty cycle	DCS_EN = 1	30	50	70	30	50	70	30	50	70	30	50	70	%
		$DCS_EN = 0$	45	50	55	45	50	55	45	50	55	45	50	55	%
t <sub>d(s)</sub>	sampling delay time		-	0.8	-	-	0.8	-	-	0.8	-	-	0.8	-	ns
t <sub>wake</sub>	wake-up time		-	<tbd></tbd>	-	-	<tbd></tbd>	-	-	<tbd></tbd>	-	-	<tbd></tbd>	-	ns
CMOS m	ode timing output:	pins D11 to D0 a	nd DAV												
t <sub>PD</sub>	propagation delay	DATA	-	3.9	-	-	3.9	-	-	3.9	-	-	3.9	-	ns
		DAV	-	4.2	-	-	4.2	-	-	4.2	-	-	4.2	-	ns
t <sub>su</sub>	set-up time		-	7.7	-	-	6.5	-	-	4.7	-	-	4.3	-	ns
t <sub>h</sub>	hold time		-	6.7	-	-	5.5	-	-	3.8	-	-	3.5	-	ns
t <sub>r</sub>	rise time <sup>[2]</sup>	DATA	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	ns
		DAV	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	ns
t <sub>f</sub>	fall time <sup>[2]</sup>	DATA	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	ns
LVDS DD	R mode timing outp	out: pins D11P to	DOP, D1	1M to D	OM, DAV	P and D	AVM								
t <sub>PD</sub>	propagation delay	DATA	-	3.9	-	-	3.9	-	-	3.9	-	-	3.9	-	ns
		DAV	-	4.2	-	-	4.2	-	-	4.2	-	-	4.2	-	ns
t <sub>su</sub>	set-up time		-	5.1	-	-	3.5	-	-	2.1	-	-	1.4	-	ns
t <sub>h</sub>	hold time		-	2.0	-	-	2.0	-	-	2.0	-	-	2.0	-	ns
t <sub>r</sub>	rise time <sup>[3]</sup>	DATA	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	ns
		DAV	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	ns
t <sub>f</sub>	fall time <sup>[3]</sup>	DATA	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	0.5	-	2.4	ns

ADC1210S series; CMOS or LVDS DDR digital outputs

2010. All rights

reserved.

10 of 36


Preliminary data sheet

**Rev. 01** 


— 9 April 2010

ADC1210S

ADC1210S series; CMOS or LVDS DDR digital outputs



#### Fig 4. CMOS mode timing




www.DataSheet4U.com

ADC1210S series; CMOS or LVDS DDR digital outputs

### 10.3 SPI timings

Table 9.	SPI timings characteristics							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
t <sub>w(SCLK)</sub>	SCLK pulse width		40	-	-	ns		
t <sub>w(SCLKH)</sub>	SCLK HIGH pulse width		16	-	-	ns		
t <sub>w(SCLKL)</sub>	SCLK LOW pulse width		16	-	-	ns		
t <sub>su</sub>	set-up time	data to SCLK HIGH	5	-	-	ns		
		CS to SCLK HIGH	5	-	-	ns		
t <sub>h</sub>	hold time	data to SCLK HIGH	2	-	-	ns		
		CS to SCLK HIGH	2	-	-	ns		
f <sub>clk(max)</sub>	maximum clock frequency		-	-	25	MHz		

[1] Typical values measured at  $V_{DDA}$  = 3 V,  $V_{DDO}$  = 1.8 V,  $T_{amb}$  = 25 °C and  $C_L$  = 5 pF; minimum and maximum values are across the full temperature range  $T_{amb}$  = -40 °C to +85 °C at  $V_{DDA}$  = 3 V,  $V_{DDO}$  = 1.8 V.



### **11. Application information**

### **11.1 Device control**


The ADC1210S can be controlled via SPI or directly via the I/O pins (Pin control mode).

### 11.1.1 SPI and Pin control modes

The device enters Pin control mode at power-up, and remains in this mode as long as pin  $\overline{CS}$  is held HIGH. In Pin control mode, the SPI pins SDIO,  $\overline{CS}$  and SCLK are used as static control pins.

SPI control mode is enabled by forcing pin  $\overline{CS}$  LOW. Once SPI control mode has been enabled, the device will remain in this mode. The transition from Pin control mode to SPI control mode is illustrated in Figure 7.

ADC1210S series; CMOS or LVDS DDR digital outputs



When the device enters SPI control mode, the output data standard and data format are determined by the level on pin SDIO at the instant a transition is triggered by a falling edge on CS.

### 11.1.2 Operating mode selection

The active ADC1210S operating mode (Power-up, Power-down or Sleep) can be selected via the SPI interface (see <u>Table 20</u>) or using pins PWD and OE in Pin control mode, as described in <u>Table 10</u>.

Operating mode selection via pin PWD and OE							
Pin OE	Operating mode	Output high-Z					
0	Power-up	no					
1	Power-up	yes					
0	Sleep	yes					
1	Power-down	yes					
		Pin OE     Operating mode       0     Power-up       1     Power-up       0     Sleep					

### Table 10. Operating mode selection via pin PWD and OE

### 11.1.3 Selecting the output data standard

The output data standard (CMOS or LVDS DDR) can be selected via the SPI interface (see <u>Table 23</u>) or using pin ODS in Pin control mode. LVDS DDR is selected when ODS is HIGH, otherwise CMOS is selected.

### **11.1.4** Selecting the output data format

The output data format can be selected via the SPI interface (offset binary, two's complement or gray code; see <u>Table 23</u>) or using pin DFS in Pin control mode (offset binary or two's complement). Offset binary is selected when DFS is LOW. When DFS is HIGH, two's complement is selected.

### 11.2 Analog inputs


### 11.2.1 Input stage

The analog input of the ADC1210S supports differential or single-ended input drive. Optimal performance is achieved using differential inputs with the common-mode input voltage ( $V_{l(cm)}$ ) on pins INP and INM set to 0.5V<sub>DDA</sub>.

The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p) via a programmable internal reference (see <u>Section 11.3</u> and <u>Table 22</u> further details).

The equivalent circuit of the sample and hold input stage, including Electrostatic Discharge (ESD) protection and circuit and package parasitics, is shown in Figure 8.

ADC1210S series; CMOS or LVDS DDR digital outputs




The sample phase occurs when the internal clock (derived from the clock signal on pin CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the clock signal goes LOW, the stage enters the hold phase and the voltage information is transmitted to the ADC core.

### 11.2.2 Anti-kickback circuitry

Anti-kickback circuitry (R-C filter in Figure 9) is needed to counteract the effects of a charge injection generated by the sampling capacitance.

The RC filter is also used to filter noise from the signal before it reaches the sampling stage. The value of the capacitor should be chosen to maximize noise attenuation without degrading the settling time excessively.



The component values are determined by the input frequency and should be selected so as not to affect the input bandwidth.


ADC1210S series; CMOS or LVDS DDR digital outputs

Table 11. RC coupling versus input frequency, typical values


	The second se	
Input frequency	R	С
3 MHz	25 Ω	12 pF
70 MHz	12 Ω	8 pF
170 MHz	12 Ω	8 pF

### 11.2.3 Transformer

The configuration of the transformer circuit is determined by the input frequency. The configuration shown in Figure 10 would be suitable for a baseband application.



The configuration shown in Figure 11 is recommended for high frequency applications. In both cases, the choice of transformer will be a compromise between cost and performance.




ADC1210S series; CMOS or LVDS DDR digital outputs

### 11.3 System reference and power management

### 11.3.1 Internal/external references

The ADC1210S has a stable and accurate built-in internal reference voltage to adjust the ADC full-scale. This reference voltage can be set internally via SPI or with pins VREF and SENSE (programmable in 1 dB steps between 0 dB and –6 dB via control bits INTREF[2:0] when bit INTREF\_EN = 1; see <u>Table 22</u>). See <u>Figure 13</u>, <u>Figure 14</u>, <u>Figure 15</u> and <u>Figure 16</u>. The equivalent reference circuit is shown in <u>Figure 12</u>. External reference is also possible by providing a voltage on pin VREF as described in <u>Figure 15</u>.



If bit INTREF\_EN is set to 0, the reference voltage will be determined either internally or externally as detailed in Table 12.

#### Table 12. Reference selection

Tence Selection			
SPI bit INTREF_EN	SENSE pin	VREF pin	full-scale (p-p)
0	AGND	330 pF capacitor to AGND	2 V
0	•	1 V	
0	V <sub>DDA</sub>	external voltage between 0.5 V and 1 V <sup>[1]</sup>	1 V to 2 V
1		•	1 V to 2 V
	SPI bit INTREF_EN 0 0 0	SPI bit INTREF_EN     SENSE pin       0     AGND       0     pin VREF conn a 330 pF capado       0     V <sub>DDA</sub> 1     pin VREF conn	INTREF_EN         0       AGND       330 pF capacitor to AGND         0       pin VREF connected to pin SENSE and via a 330 pF capacitor to AGND         0       V <sub>DDA</sub> external voltage between 0.5 V and 1 V[1]

[1] The voltage on pin VREF is doubled internally to generate the internal reference voltage.

ADC1210S series; CMOS or LVDS DDR digital outputs




Figure 13 to Figure 16 illustrate how to connect the SENSE and VREF pins to select the required reference voltage source.

### 11.3.2 Reference gain control


The reference gain is programmable between 0 dB to -6 dB in 1 dB steps via the SPI (see Table 22). The corresponding full-scale input voltage range varies between 2 V (p-p) and 1 V (p-p), as shown in Table 13:

Table 13. Reference	ce SPI gain control		
INTREF[2:0]	Gain (dB)	Full-scale (V (p-p))	
000	0 dB	2 V	
001	-1 dB	1.78 V	
010	-2 dB	1.59 V	
011	–3 dB	1.42 V	
100	-4 dB	1.26 V	
101	-5 dB	1.12 V	
110	-6 dB	1 V	
111	reserved	x	

ADC1210S series; CMOS or LVDS DDR digital outputs

### 11.3.3 Common-mode output voltage (V<sub>O(cm)</sub>)

A 0.1  $\mu$ F filter capacitor should be connected between pin VCM and ground to ensure a low-noise common-mode output voltage. When AC-coupled, pin VCM can then be used to set the common-mode reference for the analog inputs, for instance via a transformer middle point.




### 11.3.4 Biasing

The common-mode input voltage ( $V_{I(cm)}$ ) on pins INP and INM should be set externally to 0.5 $V_{DDA}$  for optimal performance and should always be between 0.9 V and 2 V.


### 11.4 Clock input

### 11.4.1 Drive modes

The ADC1210S can be driven differentially (SINE, LVPECL or LVDS) with little or no influence on the dynamic performances. It can also be driven by a single-ended LVCMOS signal connected to pin CLKP (CLKM should be connected to ground via a capacitor) or CLKM (CLKP should be connected to ground via a capacitor).




ADC1210S series; CMOS or LVDS DDR digital outputs



### 11.4.2 Equivalent input circuit

The equivalent circuit of the input clock buffer is shown in Figure 20. The common-mode voltage of the differential input stage is set via internal 5 k $\Omega$  resistors.



ADC1210S\_SER\_1
Preliminary data sheet

www.DataSheet4U.com

Single-ended or differential clock inputs can be selected via the SPI interface (see <u>Table 21</u>). If single-ended is enabled, the input pin (CLKM or CLKP) is selected via control bit SE\_SEL.

If single-ended is implemented without setting SE\_SEL to the appropriate value, the unused pin should be connected to ground via a capacitor.

### 11.4.3 Duty cycle stabilizer

The duty cycle stabilizer can improve the overall performances of the ADC by compensating the duty cycle of the input clock signal. When the duty cycle stabilizer is active (bit DCS\_EN = 1; see Table 21), the circuit can handle signals with duty cycles of between 30 % and 70 % (typical). When the duty cycle stabilizer is disabled (DCS\_EN = 0), the input clock signal should have a duty cycle of between 45 % and 55 %.

### 11.4.4 Clock input divider


The ADC1210S contains an input clock divider that divides the incoming clock by a factor of 2 (when bit CLKDIV = 1; see <u>Table 21</u>). This feature allows the user to deliver a higher clock frequency with better jitter performance, leading to a better SNR result once acquisition has been performed.

### 11.5 Digital outputs

#### 11.5.1 Digital output buffers: CMOS mode

The digital output buffers can be configured as CMOS by setting bit LVDS/CMOS to 0 (see Table 23).

Each digital output has a dedicated output buffer. The equivalent circuit of the CMOS digital output buffer is shown in <u>Figure 21</u>. The buffer is powered by a separate power supply, pins OGND and  $V_{DDO}$ , to ensure 1.8 V to 3.3 V compatibility and is isolated from the ADC core. Each buffer can be loaded by a maximum of 10 pF.




#### ADC1210S series; CMOS or LVDS DDR digital outputs


The output resistance is 50  $\Omega$  and is the combination of the an internal resistor and the equivalent output resistance of the buffer. There is no need for an external damping resistor. The drive strength of both data and DAV buffers can be programmed via the SPI in order to adjust the rise and fall times of the output digital signals (see Table 30):

### 11.5.2 Digital output buffers: LVDS DDR mode

The digital output buffers can be configured as LVDS DDR by setting bit LVDS/CMOS to 1 (see Table 23).



Each output should be terminated externally with a 100  $\Omega$  resistor (typical) at the receiver side (Figure 22) or internally via SPI control bits LVDS\_INT\_TER[2:0] (see Figure 23 and Table 32).



The default LVDS DDR output buffer current is set to 3.5 mA. It can be programmed via the SPI (bits DAVI[1:0] and DATAI[1:0]; see <u>Table 31</u>) in order to adjust the output logic voltage levels.

ADC1210S series; CMOS or LVDS DDR digital outputs

Table 14.	LVDS DD	OR output register 2
-----------	---------	----------------------

LVDS_INT_TER[2:0]	Resistor value ( $\Omega$ )
000	no internal termination
001	300
010	180
011	110
100	150
101	100
110	81
111	60

### 11.5.3 Data valid (DAV) output clock

A data valid output clock signal (DAV) can be used to capture the data delivered by the ADC1210S. Detailed timing diagrams for CMOS and LVDS DDR modes are shown in Figure 4 and Figure 5 respectively.

### 11.5.4 Out-of-Range (OTR)

An out-of-range signal is provided on pin OTR. The latency of OTR is fourteen clock cycles. The OTR response can be speeded up by enabling Fast OTR (bit FASTOTR = 1; see <u>Table 29</u>). In this mode, the latency of OTR is reduced to only four clock cycles. The Fast OTR detection threshold (below full-scale) can be programmed via bits FASTOTR\_DET[2:0].

FASTOTR_DET[2:0]	Detection level (dB)	
000	-20.56	
001	-16.12	
010	-11.02	
011	-7.82	
100	-5.49	
101	-3.66	
110	-2.14	
111	-0.86	

#### Table 15. Fast OTR register

### 11.5.5 Digital offset

By default, the ADC1210S delivers output code that corresponds to the analog input. However it is possible to add a digital offset to the output code via the SPI (bits DIG\_OFFSET[5:0]; see <u>Table 25</u>).

### 11.5.6 Test patterns

For test purposes, the ADC1210S can be configured to transmit one of a number of predefined test patterns (via bits TESTPAT\_SEL[2:0]; see <u>Table 26</u>). A custom test pattern can be defined by the user (TESTPAT\_USER; see <u>Table 27</u> and <u>Table 28</u>) and is selected when TESTPAT\_SEL[2:0] = 101. The selected test pattern will be transmitted regardless of the analog input.

ADC1210S series; CMOS or LVDS DDR digital outputs

### 11.5.7 Output codes versus input voltage

Table 16. Or	utput codes		
$V_{\text{INP}} - V_{\text{INM}}$	Offset binary	Two's complement	OTR pin
< -1	0000 0000 0000	1000 0000 0000	1
-1.0000000	0000 0000 0000	1000 0000 0000	0
-0.9995117	0000 0000 0001	1000 0000 0001	0
-0.9990234	0000 0000 0010	1000 0000 0010	0
-0.9985352	0000 0000 0011	1000 0000 0011	0
-0.9980469	0000 0000 0100	1000 0000 0100	0
			0
-0.0009766	0111 1111 1110	1111 1111 1110	0
-0.0004883	0111 1111 1111	1111 1111 1111	0
0.0000000	1000 0000 0000	0000 0000 0000	0
+0.0004883	1000 0000 0001	0000 0000 0001	0
+0.0009766	1000 0000 0010	0000 0000 0010	0
			0
+0.9980469	1111 1111 1011	0111 1111 1011	0
+0.9985352	1111 1111 1100	0111 1111 1100	0
+0.9990234	1111 1111 1101	0111 1111 1101	0
+0.9995117	1111 1111 1110	0111 1111 1110	0
+1.0000000	1111 1111 1111	0111 1111 1111	0
> +1	1111 1111 1111	0111 1111 1111	1

### 11.6 Serial peripheral interface

### 11.6.1 Register description

The ADC1210S serial interface is a synchronous serial communications port that allows for easy interfacing with many commonly-used microprocessors. It provides access to the registers that control the operation of the chip.

This interface is configured as a 3-wire type (SDIO as bidirectional pin)

Pin SCLK is the serial clock input and  $\overline{CS}$  is the chip select pin.

Each read/write operation is initiated by a LOW level on  $\overline{CS}$ . A minimum of three bytes will be transmitted (two instruction bytes and at least one data byte). The number of data bytes is determined by the value of bits W1 and W2 (see <u>Table 18</u>).

#### Table 17. Instruction bytes for the SPI

MSB									
Bit	7	6	5	4	3	2	1	0	
Description	R/W[1]	W1 <sup>[2]</sup>	W0[2]	A12	A11	A10	A9	A8	
	A7	A6	A5	A4	A3	A2	A1	A0	

[1] Bit  $R/\overline{W}$  indicates whether it is a read (1) or a write (0) operation.

[2] Bits W1 and W0 indicate the number of bytes to be transferred after the instruction byte (see Table 18).

#### ADC1210S series; CMOS or LVDS DDR digital outputs


 Table 18.
 Number of data bytes to be transferred after the instruction bytes

W1	W0	Number of bytes transmitted
** 1		Number of bytes transmitted
0	0	1 byte
0	1	2 bytes
1	0	3 bytes
1	1	4 bytes or more

Bits A12 to A0 indicate the address of the register being accessed. In the case of a multiple byte transfer, this address is the first register to be accessed. An address counter is increased to access subsequent addresses.

The steps involved in a data transfer are as follows:

- 1. A falling edge on  $\overline{\text{CS}}$  in combination with a rising edge on SCLK determine the start of communications.
- 2. The first phase is the transfer of the 2-byte instruction.
- 3. The second phase is the transfer of the data which can vary in length but will always be a multiple of 8 bits. The MSB is always sent first (for instruction and data bytes).
- 4. A rising edge on  $\overline{CS}$  indicates the end on data transmission.



#### 11.6.2 Default modes at start-up

During circuit initialization, it does not matter which output data standard has been selected. At power-up, the device starts to Pin control mode.

A falling edge on CS will trigger a transition to SPI control mode. When the ADC1210S enters SPI control mode, the output data standard (CMOS/LVDS DDR) is determined by the level on pin SDIO (see Figure 25). Once in SPI control mode, the output data standard can be changed via bit LVDS/CMOS in Table 23.


When the ADC1210S enters SPI control mode, the output data format (two's complement or offset binary) is determined by the level on pin SCLK (gray code can only be selected via the SPI). Once in SPI control mode, the output data format can be changed via bit DATA\_FORMAT[1:0] in Table 23.

ADC1210S\_SER\_1 Preliminary data sheet

### **NXP Semiconductors**

**ADC1210S series** 

ADC1210S series; CMOS or LVDS DDR digital outputs



Rev. 01 — 9 April 2010

ADC1210S\_SER\_1

www.DataSheet4U.com

### 11.6.3 Register allocation map

Α	ddrHex	Register name	R/W	/W Bit definition								Default
				Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0	В	Bin
00	005	Reset and operating mode	R/W	SW_RST		RESERVED	0[2:0]	-	-	OP_MODE[1		0000 0000
00	006	Clock	R/W	-	-	-	SE_SEL	DIFF_SE	-	CLKDIV DC		0000 0001
00	008	Internal reference	R/W	-	-	-	-	INTREF_EN	IN	TREF[2:0]		0000 0000
00	011	Output data standard	R/W	-	-	-	LVDS_ CMOS	OUTBUF	OUTBUS_SWAP	DATA_FORMA		0000 0000
00	012	Output clock	R/W	-	-	-	-	DAVINV	DAV	PHASE[2:0]		0000 1110
00	013	Offset	R/W	DIG_OFFSET[5:0]							0000 0000	
00	014	Test pattern 1	R/W	-	-	-	-	-	TEST	PAT_SEL[2:0]		0000 0000
00	015	Test pattern 2	R/W				٦	TESTPAT_USER[11:4	4]			0000 0000
00	016	Test pattern 3	R/W		TES	TPAT_USER[3:	0]	-	-	-		0000 0000
00	017	Fast OTR	R/W	-	-	-	-	FASTOTR	FASTO	DTR_DET[2:0]		0000 0000
00	020	CMOS output	R/W	-	-	-	-	DAV_E	DRV[1:0]	DATA_DRV[1	-	0000 1110
00	021	LVDS DDR O/P 1	R/W	-	-	DAVI_x2_EN	I	DAVI[1:0]	DATAI_x2_EN	DATAI[1:0]		0000 0000
00	022	LVDS DDR O/P 2	R/W	-	-	-	-	BI_BYTE_WISE	LVDS_	_INT_TER[2:0]		0000 0000

© NXP B.V. 2010. All rights reserved. 26 of 36

### **NXP Semiconductors**

# ADC1210S series

ADC1210S series; CMOS or LVDS DDR digital outputs

Bit	Symbol	Access	Value	Description
7	SW_RST	R/W		reset digital section
			0	no reset
			1	performs a reset of the digital section
6 to 4	RESERVED[2:0]		000	reserved
3 to 2	-		00	not used
1 to 0	OP_MODE[1:0]	R/W		operating mode
			00	normal (power-up)
			01	power-down
			10	sleep
			11	normal (power-up)

#### Table 20. Reset and operating mode control register (address 0005h) bit description

Table 2	1. Clock control	register (add	ress 0006h)	) bit description
Bit	Symbol	Access	Value	Description
7 to 5	-		000	not used
4	SE_SEL	R/W		single-ended clock input pin select
			0	CLKM
			1	CLKP
3	DIF_SE	R/W		differential/single ended clock input select
			0	fully differential
			1	single-ended
2	-		0	not used
1	CLKDIV	R/W		clock input divide by 2
			0	disabled
			1	enabled
0	DCS_EN	R/W		duty cycle stabilizer
			0	disabled
			1	enabled

ADC1210S series; CMOS or LVDS DDR digital outputs

Bit	Symbol	Access	Value	Description
	•	A00033		-
7 to 4	-		0000	not used
3	INTREF_EN	R/W		programmable internal reference enable
			0	disable
			1	active
2 to 0	INTREF[2:0]	R/W		programmable internal reference
			000	0 dB (FS = 2 V)
			001	−1 dB (FS = 1.78 V)
			010	−2 dB (FS = 1.59 V)
			011	−3 dB (FS = 1.42 V)
			100	–4 dB (FS = 1.26 V)
			101	–5 dB (FS = 1.12 V)
			110	–6 dB (FS = 1 V)
			111	reserved

### Table 22. Internal reference control register (address 0008h) bit description

#### Table 23. Output data standard control register (address 0011h) bit description

		-		
Bit	Symbol	Access	Value	Description
7 to 5	-		000	not used
4	LVDS_CMOS	R/W		output data standard: LVDS DDR or CMOS
			0	CMOS
			1	LVDS DDR
3	OUTBUF	R/W		output buffers enable
			0	output enabled
			1	output disabled (high Z)
2	OUTBUS_SWAP	R/W		output bus swapping
			0	no swapping
			1	output bus is swapping (MSB becomes LSB and vice versa)
1 to 0	DATA_FORMAT[1:0]	R/W		output data format
			00	offset binary
			01	two's complement
			10	gray code
			11	offset binary

### **NXP Semiconductors**

# ADC1210S series

.com

### ADC1210S series; CMOS or LVDS DDR digital outputs

Table 24	4. Output clock register	er (address (	0012h) bi	t description
Bit	Symbol	Access	Value	Description
7 to 4	-		0000	not used
3	DAVINV	R/W		output clock data valid (DAV) polarity
				normal
			1	inverted
2 to 0	DAVPHASE[2:0]	R/W		DAV phase select
		000	output clock shifted (ahead) by 3 ns	
			001	output clock shifted (ahead) by 2.5 ns
			010	output clock shifted (ahead) by 2 ns
			011	output clock shifted (ahead) by 1.5 ns
			100	output clock shifted (ahead) by 1 ns
			101	output clock shifted (ahead) by 0.5 ns
			110	default value as defined in timing section
			111	output clock shifted (delayed) by 0.5 ns

### Output clock register (address 0012h) bit description

#### Table 25. Offset register (address 0013h) bit description

Bit	Symbol	Access	Value	Description
7 to 6	-		00	not used
5 to 0	DIG_OFFSET[5:0]	R/W		digital offset adjustment
			011111	+31 LSB
			000000	0
			100000	-32 LSB

Table 26	ble 26. Test pattern register 1 (address 0014h) bit description					
Bit	Symbol	Access	Value	Description		
7 to 3	-		00000	not used		
2 to 0 TESTPAT_SEL[2:0] R/W			digital test pattern select			
	000	off				
			001	mid scale		
			010	–FS		
				011	+FS	
			100	toggle '11111111'/'00000000'		
			101	custom test pattern		
			110	ʻ10101010.'		
			111	'0101010'		

Table 27	. Test pattern register 2 (ad	Test pattern register 2 (address 0015h) bit description						
Bit	Symbol	Access	Value	Description				
7 to 0	TESTPAT_USER[11:4]	R/W	0000000	custom digital test pattern (bits 11 to 4)				

ADC1210S\_SER\_1 Preliminary data sheet © NXP B.V. 2010. All rights reserved.

29 of 36

www.DataSheet4U.com

### **NXP Semiconductors**

### **ADC1210S series** .com

### ADC1210S series; CMOS or LVDS DDR digital outputs

Table 28	28. Test pattern register 3 (address 0016h) bit description						
Bit	Symbol	Access	Value	Description			
7 to 4	TESTPAT_USER[3:0]	R/W	0000	custom digital test pattern (bits 3 to 0)			
3 to 0	-		0000	not used			

#### Table 29. Fast OTR register (address 0017h) bit description

Bit	Symbol	Access	Value	Description
7 to 4	-		0000	not used
3	FASTOTR	R/W		fast Out-of-Range (OTR) detection
			0	disabled
			1	enabled
2 to 0	2 to 0 FASTOTR_DET[2:0] R/W	R/W		set fast OTR detect level
			000	–20.56 dB
			001	–16.12 dB
			010	–11.02 dB
			011	-7.82 dB
			100	–5.49 dB
			101	-3.66 dB
			110	-2.14 dB
			111	–0.86 dB

Table 3	0. CMOS output reg	ister (addres	s 0020h) bi	it description
Bit	Symbol	Access	Value	Description
7 to 4	-		0000	not used
3 to 2	DAV_DRV[1:0]	R/W		drive strength for DAV CMOS output buffer
	00	low		
	01	medium		
		10	high	
			11	very high
1 to 0	DATA_DRV[1:0]	R/W		drive strength for DATA CMOS output buffer
			00	low
			01	medium
			10	high
			11	very high

### **ADC1210S series** .com

ADC1210S series; CMOS or LVDS DDR digital outputs

Bit	Symbol	Access	Value	Description
7 to 6	-		00	not used
5 DAVI_x2_EN		R/W		double LVDS current for DAV LVDS buffer
			0	disabled
			1	enabled
4 to 3 DAVI[1:0]		R/W		LVDS current for DAV LVDS buffer
			00	3.5 mA
			01	4.5 mA
			10	1.25 mA
			11	2.5 mA
2	DATAI_x2_EN	R/W		double LVDS current for DATA LVDS buffer
			0	disabled
			1	enabled
1 to 0	DATAI[1:0]	R/W		LVDS current for DATA LVDS buffer
			00	3.5 mA
			01	4.5 mA
			10	1.25 mA
			11	2.5 mA

#### Table 31 LVDS DDR output register 1 (address 0021h) bit description

Table 32.	LVDS DDR output register 2 (addre	ss 0022h) bit description
-----------	-----------------------------------	---------------------------


Bit	Symbol	Access	Value	Description
7 to 4	-		0000	not used
3	BIT_BYTE_WISE	R/W		DDR mode for LVDS output
			0	bit wise (even data bits output on DAV rising edge/odd data bits output on DAV falling edge)
			1	byte wise (MSB data bits output on DAV rising edge/LSB data bits output on DAV falling edge)
2 to 0	LVDS_INTTER[2:0]	R/W		internal termination for LVDS buffer (DAV and DATA)
			000	no internal termination
			001	300 Ω
			010	180 Ω
			011	110 Ω
			100	150 Ω
			101	100 Ω
			110	81 Ω
			111	60 Ω

### **NXP Semiconductors**

### **ADC1210S series**

ADC1210S series; CMOS or LVDS DDR digital outputs

### 12. Package outline



### Fig 27. Package outline SOT618-6 (HVQFN40)

ADC1210S\_SER\_1 Preliminary data sheet

All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 April 2010

www.DataSheet4U.com



ADC1210S series; CMOS or LVDS DDR digital outputs

### **13. Revision history**

Table 33.Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
ADC1210S_SER_1	20100409	Preliminary data sheet	-	-

ADC1210S series; CMOS or LVDS DDR digital outputs

### 14. Legal information

### 14.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 14.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

ADC1210S\_SER\_1

**Preliminary data sheet** 

© NXP B.V. 2010. All rights reserved.

34 of 36

### ADC1210S series; CMOS or LVDS DDR digital outputs

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

### **15. Contact information**

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### **NXP Semiconductors**

# ADC1210S series

ADC1210S series; CMOS or LVDS DDR digital outputs

### 16. Contents

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 2
5	Block diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Limiting values
8	Thermal characteristics
9	Static characteristics
10	Dynamic characteristics 8
10.1	Dynamic characteristics
10.2	Clock and digital output timing
10.3	SPI timings
11	Application information
11.1	Device control
11.1.1	SPI and Pin control modes
11.1.2	Operating mode selection
11.1.3	Selecting the output data standard
11.1.4	Selecting the output data format 13
11.2	Analog inputs 13
11.2.1	Input stage 13
11.2.2	Anti-kickback circuitry
11.2.3	Transformer 15
11.3	System reference and power management 16
11.3.1	Internal/external references
11.3.2	Reference gain control
11.3.3 11.3.4	Common-mode output voltage (V <sub>O(cm)</sub> ) 18 Biasing
11.3.4	Biasing
11.4.1	Drive modes
11.4.2	Equivalent input circuit
11.4.3	Duty cycle stabilizer
11.4.4	Clock input divider
11.5	Digital outputs 20
11.5.1	Digital output buffers: CMOS mode
11.5.2	Digital output buffers: LVDS DDR mode 21
11.5.3	Data valid (DAV) output clock
11.5.4	Out-of-Range (OTR) 22
11.5.5	Digital offset 22
11.5.6	Test patterns 22
11.5.7	Output codes versus input voltage
11.6	Serial peripheral interface
11.6.1	Register description
11.6.2	Default modes at start-up

11.6.3	Register allocation map	26
12	Package outline	32
13	Revision history	33
14	Legal information	34
14.1	Data sheet status	34
14.2	Definitions	34
14.3	Disclaimers	34
14.4	Trademarks	35
15	Contact information	35
16	Contents	36

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 9 April 2010 Document identifier: ADC1210S\_SER\_1