

MOS INTEGRATED CIRCUITS

μ PD78F9116B, 78F9116B(A)

8-BIT SINGLE-CHIP MICROCONTROLLERS

DESCRIPTION

The μ PD78F9116B is a μ PD789114A Subseries product of the 78K/0S Series.

The μ PD78F9116B replaces the internal ROM of the μ PD789111A,789112A and 789114A with flash memory, which enables the writing/erasing of a program while the device is mounted on the board.

A stricter quality assurance program (called special grade in NEC's grade classification) is applied to the μ PD78F9116B(A), compared to the μ PD78F9116B, which are classified as standard grade.

Because flash memory allows the program to be written and erased electrically with the device mounted on the board, this product is ideal for the evaluation stages of system development, small-scale production, and rapid development of new products.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

μPD789104A, 789114A, 789124A, 789134A Subseries User's Manual: U14643E 78K/0S Series User's Manual Instruction: U11047E

FEATURES

Pin-compatible with mask ROM version (excluding VPP pin)

Flash memory: 16 KB

· Internal high-speed RAM: 256 bytes

• On-chip multiplier: $8 \text{ bits} \times 8 \text{ bits} = 16 \text{ bits}$

- Minimum instruction execution time can be changed from high-speed (0.2 μ s) to low-speed (0.8 μ s) (@ 10.0 MHz operation with system clock, V_{DD} = 4.5 to 5.5 V)
- I/O ports: 20
- Serial interface: 1 channel: Switchable between 3-wire serial I/O and UART modes
- 10-bit resolution A/D converter: 4 channels
- · Timers: 3 channels

16-bit timer: 1 channel
8-bit timer/event counter: 1 channel
Watchdog timer: 1 channel
Power supply voltage: VDD = 1.8 to 5.5 V

APPLICATIONS

Cleaners, washing machines, refrigerators and battery-charger

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




ORDERING INFORMATION

Part number	Package	Quality grade	
μPD78F9116BMC-5A4	30-pin plastic SSOP (7.62 mm (300))	Standard	
μPD78F9116BMC(A)-5A4	30-pin plastic SSOP (7.62 mm (300))	Special	

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

78K/0S SERIES LINEUP

The products in the 78K/0S Series are listed below. The names enclosed in boxes are subseries names.



Remark VFD (Vacuum Fluorescent Display) is referred to as FIP[™] (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

The major functional differences among the subseries are listed below.

Series for General-Purpose and LCD Drive

	Function	ROM		Ti	mer		8-Bit	10-Bit	Serial Interface	I/O	V _{DD}	Remarks
Subseries	s Name	Capacity (Bytes)	8-Bit	16-Bit	Watch	WDT	A/D	A/D			MIN.Value	
Small-	μPD789046	16 K	1 ch	1 ch	1 ch	1 ch	_	-	1 ch (UART: 1ch)	34	1.8 V	-
scale	μPD789026	4 K to 16 K			_							
package, general-	μPD789088	16 K to 32 K	3 ch							24		
purpose	μPD789074	2Kto8K	1 ch									
applica- tions	μPD789014	2 K to 4 K	2 ch	-						22		
	μPD789062	4 K							_	14		RC-oscillation version
	μPD789052											_
Small-	μPD789177	16 K to 24 K	3 ch	1 ch	1 ch	1ch	_	8 ch	1 ch (UART: 1ch)	31	1.8 V	-
scale	μPD789167						8 ch	-				
package, general-	μPD789156	8 K to 16 K	1 ch		-		_	4 ch		20		On-chip
purpose	μPD789146						4 ch	-				EEPROM
applica-	μPD789134A	2 K to 8 K					_	4 ch				RC-oscillation
tions + A/D	μPD789124A						4 ch	-				version
converter	μPD789114A						_	4 ch				_
	μPD789104A						4 ch	ı				
LCD	μPD789835	24 K to 60 K	6 ch	_	1 ch	1 ch	3 ch	-	1 ch (UART: 1ch)	37	1.8 V ^{Note}	Dot LCD
drive	μPD789830	24 K	1 ch	1 ch			_			30	2.7 V	supported
	μPD789488	32 K	3 ch					8 ch	2 ch (UART: 1ch)	45	1.8 V	_
	μPD789478	24 K to 32 K					8 ch	-				
	μPD789417A	12 K to 24 K					_	7 ch	1 ch (UART: 1ch)	43		
	μPD789407A						7 ch	ı				
	μPD789456	12 K to 16 K	2 ch				_	6 ch		30		
	μPD789446						6 ch	ı				
	μPD789436						_	6 ch		40		
	μPD789426						6 ch	-				
	μPD789316	8 K to 16 K					_		2 ch (UART: 1ch)	23		RC-oscillation version
	μPD789306											_
	μPD789467	4 K to 24 K		_			1 ch		_	18		
	μPD789327						_		1 ch	21	1	

Note Flash memory version: 3.0 V

Series for ASSP

	Function			Tir	mer		8-Bit	10-Bit	Serial Interface	I/O	V _{DD}	Remarks
Subseries	s Name	Capacity (Bytes)	8-Bit	16-Bit	Watch	WDT	A/D	A/D			MIN.Value	
USB	μPD789803	8 K to 16 K	2 ch	-	-	1 ch	-	-	2 ch (USB: 1 ch)	41	3.6 V	_
	μPD789800	8 K								31	4.0 V	
Inverter control	μPD789842	8 K to 16 K	3 ch	Note 1	1 ch	1 ch	8 ch	ı	1 ch (UART: 1 ch)	30	4.0 V	-
On-chip bus controller	μPD789850	16 K	1 ch	1 ch	1	1 ch	4 ch	_	2 ch (UART: 1 ch)	18	4.0 V	-
Keyless entry	μPD789861	4 K	2 ch	-	-	1 ch	-	-	-	14	1.8 V	RC-oscillation version, on-chip EEPROM
	μPD789860											On-chip EEPROM
	μPD789862	16 K	1 ch	2 ch					1 ch (UART: 1 ch)	22		
VFD drive	μPD789871	4 K to 8 K	3 ch	-	1 ch	1 ch	-	-	1 ch	33	2.7 V	-
Meter control	μPD789881	16 K	2 ch	1 ch	-	1 ch	-	_	1 ch (UART: 1 ch)	28	2.7 V ^{Note 2}	-

Notes 1. 10-bit timer: 1 channel

2. Flash memory version: 3.0 V



OVERVIEW OF FUNCTIONS


Ite	em	function						
Internal memory	Flash memory	16 KB						
	High-speed RAM	256 bytes						
Minimum instruction	execution time	0.2/0.8 μs (@ 10.0 MHz operation with system	n clock, V _{DD} = 4.5 to 5.5 V)					
General-purpose regi	isters	8 bits × 8 registers						
Instruction set		16-bit operationsBit manipulations (set, reset, and test)						
Multiplier		8 bits × 8 bits = 16 bits						
I/O ports		_Total:	20					
		CMOS input:CMOS I/O:N-ch open-drain (12 V withstand voltage):	4 12 4					
A/D converters		10-bit resolution × 4 channels						
Serial interface		Switchable between 3-wire serial I/O and UAR	Switchable between 3-wire serial I/O and UART modes					
Timer		16-bit timer: 1 channel 8-bit timer/event counter: 1 channel Watchdog timer: 1 channel						
Timer output		1 output (16-bit/8-bit timer alternate function)						
Vectored interrupt	Maskable	Internal: 6, External: 3						
sources	Non-maskable	Internal: 1						
Power supply voltage		V _{DD} = 1.8 to 5.5 V						
Operating ambient te	mperature	T _A = -40 to +85°C						
Package		30-pin plastic SSOP (7.62 mm (300))						

CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	8
2.	BLOCK DIAGRAM	9
3.	DIFFERENCES BETWEEN μ PD78F9116B, 78F9116B(A), AND MASK ROM VERSIONS	10
4.	PIN FUNCTIONS	11
	4.1 Port Pins	11
	4.2 Non-Port Pins	12
	4.3 Pin I/O Circuits and Recommended Connection of Unused Pins	13
5.	MEMORY SPACE	15
6.	FLASH MEMORY CHARACTERISTICS	16
	6.1 Programming Environment	16
	6.2 Communication Mode	17
	6.3 On-Board Pin Processing	20
	6.4 Connection When Using Flash Memory Writing Adapter	23
7.	INSTRUCTION SET OVERVIEW	26
	7.1 Conventions	26
	7.2 Operations	28
8.	ELECTRICAL SPECIFICATIONS	33
9.	PACKAGE DRAWING	45
10.	RECOMMENDED SOLDERING CONDITIONS	46
ΑP	PENDIX A. DEVELOPMENT TOOLS	47
۸Þ	DENDLY B DELATED DOCUMENTS	10

1. PIN CONFIGURATION (TOP VIEW)


30-pin plastic SSOP (7.62 mm (300))
 μPD78F9116BMC-5A4
 μPD78F9116BMC(A)-5A4



- Cautions 1. Connect the IC0 (Internally Connected) pin directly to Vss.
 - 2. Connect the VPP pin directly to Vss in normal operation mode.
 - 3. Connect the AVDD pin to VDD.
 - 4. Connect the AVss pin to Vss.

ANI0 to ANI3:	Analog input	RESET:	Reset
ASCK20:	Asynchronous serial input	RxD20:	Receive data
AV _{DD} :	Analog power supply	SCK20:	Serial clock input/output
AVss:	Analog ground	SI20:	Serial data input
CPT20:	Capture trigger input	SO20:	Serial data output
IC0:	Internally connected	SS20:	Chip select input
INTP0 to INTP2:	Interrupt from peripherals	TI80:	Timer input
P00 to P03:	Port0	TO20, TO80:	Timer output
P10, P11:	Port1	TxD20:	Transmit data
P20 to P25:	Port2	V _{DD} :	Power supply
P50 to P53:	Port5	V _{PP} :	Programming power supply
P60 to P63:	Port6	Vss:	Ground
		X1, X2:	Crystal 1, 2

2. BLOCK DIAGRAM



3. DIFFERENCES BETWEEN μ PD78F9116B, 78F9116B(A), AND MASK ROM VERSIONS

The μ PD78F9116B and 78F9116B(A) are products in which flash memory is substituted for the internal ROM of the mask ROM version. The differences between the μ PD78F9116B, 78F9116B(A), and the mask ROM versions are shown in Table 3-1.

Table 3-1. Differences Between μ PD78F9116B, 78F9116B(A), and Mask ROM Versions

		Flash Memory Version		Mask ROM Version			
Item		μPD78F9116B μPD78F9116B(A)	μPD789111A μPD789111A(A)	μPD789112A μPD789112A(A)	μPD789114A μPD789114A(A)		
Internal	ROM	16 KB (Flash memory)	2 KB	4 KB	8 KB		
memory	High-speed RAM	256 bytes					
Pull-up resis	stor	12 (software control only) 16 (software control: 12, mask option specification: 4)					
VPP pin		Provided Not provided					
Electric chai	racteristics	See the relevant data sheet					

Caution

There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM version.

4. PIN FUNCTIONS

4.1 Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P03	I/O	Port 0 4-bit I/O port Input/output can be specified in 1-bit units When used as an input port, connection of an on-chip pull-up resistor can be specified by software.	Input	-
P10, P11	I/O	Port 1 2-bit I/O port Input/output can be specified in 1-bit units When used as an input port, an connection of on-chip pull-up resistor can be specified by software.	Input	-
P20	I/O	Port 2	Input	SCK20/ASCK20
P21		6-bit I/O port		SO20/TxD20
P22		Input/output can be specified in 1-bit units		SI20/RxD20
P23		When used as an input port, an connection of on-chip pull-up resistor can be specified by software.		INTP0/CPT20 /SS20
P24				INTP1/TO80/TO20
P25				INTP2/TI80
P50 to P53	I/O	Port 5 4-bit N-ch open-drain input/output port Input/output can be specified in 1-bit units.	Input	_
P60 to P63	Input	Port 6 4-bit input-only port	Input	ANI0 to ANI3



w w w . D a t

4.2 Non-Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge	Input	P23/CPT20/SS20
INTP1		(rising edge, falling edge, or both rising and falling edges) can		P24/TO80/TO20
INTP2		be specified		P25/TI80
SI20	Input	Serial interface serial data input	Input	P22/RxD20
SO20	Output	Serial interface serial data output	Input	P21/TxD20
SCK20	I/O	Serial interface serial clock input/output	Input	P20/ASCK20
ASCK20	Input	Serial clock input for asynchronous serial interface	Input	P20/SCK20
SS20	Input	Chip select input for serial interface	Input	P23/CPT20/INTP0
RxD20	Input	Serial data input for asynchronous serial interface	Input	P22/SI20
TxD20	Output	Serial data output for asynchronous serial interface	Input	P21/SO20
TI80	Input	External count clock input to 8-bit timer/event counter 80	Input	P25/INTP2
TO80	Output	8-bit timer/event counter 80 output	Input	P24/INTP1/TO20
TO20	Output	16-bit timer 20 output	Input	P24/INTP1/TO80
CPT20	Input	Capture edge input	Input	P23/INTP0/SS20
ANI0 to ANI3	Input	A/D converter analog input	Input	P60 to P63
AV _{DD}	-	A/D converter analog power supply	-	-
AVss	-	A/D converter ground potential	-	_
X1	Input	Connecting crystal resonator for main system clock oscillation	-	-
X2	-		-	_
RESET	Input	System reset input	Input	-
V _{DD}	-	Positive power supply	_	_
Vss	-	Ground potential	-	_
VPP	-	Sets flash memory programming mode. Applies high voltage when a program is written or verified.	-	-
IC0	-	Internally connected. Connect directly to Vss.	-	-


4.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 4-1. For the input/output circuit configuration of each type, refer to Figure 4-1.

Table 4-1. Types of Pin Input/Output Circuits

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins
P00 to P03	5-A	I/O	Input: Independently connect to VDD or VSS via a resistor.
P10, P11			Output: Leave open
P20/SCK20/ASCK20	8-A		
P21/SO20/TxD20			
P22/SI20/RxD20			
P23/INTP0/CPT20/SS20			Input: Independently connect to Vss via a resistor.
P24/INTP1/TO80/TO20			Output: Leave open
P25/INTP2/TI80			
P50 to P53	13-V		Input: Independently connect to VDD via a resistor. Output: Leave open
P60/ANI0 to P63/ANI3	9-C	Input	Connect directly to V _{DD} or V _{SS} .
AV _{DD}	-	-	Connect directly to VDD.
AVss			Connect directly to Vss.
RESET	2	Input	-
IC0	_	_	Connect directly to Vss.
VPP			Connect a 10 k Ω pull-down resistor or connect directly to Vss.


Figure 4-1. Pin I/O Circuits



5. MEMORY SPACE

Figure 5-1 shows the memory map of the μ PD78F9116B and 78F9116B(A).

Figure 5-1. Memory Map



6. FLASH MEMORY CHARACTERISTICS

Flash memory programming is performed by connecting a dedicated flash programmer (Flashpro III (part no. FL-PR3, PG-FP3)/Flashpro IV^{Note} (part no. FL-PR4, PG-FP4)) to the target system with the flash memory mounted on the target system (on-board). A flash memory writing adapter (program adapter), which is a target board used exclusively for programming, is also provided.

Note Under development

Remark FL-PR3, FL-PR4, and the program adapter are the products made by Naito Densei Machida Mfg. Co., Ltd. (TEL +81-45-475-4191).

Programming using flash memory has the following advantages.

- Software can be modified after the microcontroller is solder-mounted on the target system.
- Distinguishing software facilities low-quantity, varied model production
- Easy data adjustment when starting mass production


6.1 Programming Environment

The following shows the environment required for μ PD78F9116B and 78F9116B(A) flash memory programming. When Flashpro III (part no. FL-PR3, PG-FP3) or Flashpro IV (Part no. FL-PR4, PG-FP4) is used as a dedicated flash programmer, a host machine is required to control the dedicated flash programmer. Communication between the host machine and flash programmer is performed via RS-232C/USB (Rev. 1.1).

For details, refer the manuals for Flashpro III/Flashpro IV.

Remark USB is supported by Flashpro IV only.

Figure 6-1. Environment for Writing Program to Flash Memory



6.2 Communication Mode

Use the communication mode shown in Table 6-1 to perform communication between the dedicated flash programmer and the μ PD78F9116B or 78F9116B(A).

Table 6-1. Communication Mode List

Communication		-	ΓΥΡΕ Setting [№]	ote 1		Pins used	Number of VPP
Mode	COMM PORT	SIO clock	CPU clock	Flash clock	Multiple rate		pulses
3-wire serial I/O (SIO3)	SIO ch-0 (3-wire, sync.)	100 Hz to 1.25 MHz ^{Note 2}	Optional	1 to 10 MHz ^{Note 2}	1.0	SCK20/ASCK20/P20 SO20/TxD20/P21 SI20/RxD20/P22	0
	SIO ch-1 (3-wire, sync.)					P00 P01 P02	1
UART (UART0)	UART ch-0	4800 to 76800 bps ^{Note 2, 3}	Optional	1 to 10 MHz ^{Note 2}		TxD20/SO20/P21 RxD20/SI20/P22	8

- **Notes 1.** Selection items for TYPE settings on the dedicated flash programmer (Flashpro III (part no. FL-PR3, PG-FP3)/Flashpro IV (Part no. FL-PR4, PG-FP4)).
 - 2. The possible setting range differs depending on the voltage. For details, refer to 8. ELECTRICAL SPECIFICATIONS.

Caution Be sure to select a communication mode depending on the number of VPP pulses shown in Table 6-1.

Figure 6-2. Communication Mode Selection Format






Figure 6-3. Example of Connection with Dedicated Flash Programmer

(a) 3-Wired Serial I/O Mode (SIO ch-0)




(b) 3-Wired Serial I/O Mode (SIO ch-1)



Note Connect this pin when the system clock is supplied by Flashpro III. When a resonator has already been connected to the X1 pin, the CLK pin does not need to be connected.

Caution The V_{DD} pin, if already connected to the power supply, must be connected to the VDD pin of the dedicated flash programmer. Before using the power supply connected to the V_{DD} pin, supply voltage before starting programming.

(c) UART Mode



Note Connect this pin when the system clock is supplied by Flashpro III. When a resonator has already been connected to the X1 pin, the CLK pin does not need to be connected.

Caution The V_{DD} pin, if already connected to the power supply, must be connected to the VDD pin of the dedicated flash programmer. Before using the power supply connected to the V_{DD} pin, supply voltage before starting programming.

If Flashpro III (part no. FL-PR3, PG-FP3)/Flashpro IV is used as a dedicated flash programmer, the following signals are generated for the μ PD78F9116B and 78F9116B(A). For details, refer to the manual of Flashpro III/Flashpro IV.

Table 6-2. Pin Connection List

Signal Name	I/O	Pin Function	Pin Name	3-Wire Serial I/O	UART
VPP1	Output	Write voltage	VPP	0	0
VPP2	_	-		×	×
VDD	I/O	VDD voltage generation/voltage monitoring	VDD/AVDD	⊚ ^{Note}	⊚ ^{Note}
GND	_	Ground	Vss/AVss	0	0
CLK	Output	Clock output	X1	0	0
RESET	Output	Reset signal	RESET	0	0
SI	Input	Reception signal	SO20/P01/TxD20	0	©
so	Output	Transmit signal	SI20/P02/RxD20	0	0
SCK	Output	Transfer clock	SCK20/P00	0	×
HS	_	-	-	×	×

Note VDD voltage must be supplied before programming is started.

Remark ©: Pin must be connected.

o: If the signal is supplied on the target board, pin need not be connected.

×: Pin need not be connected.

6.3 On-Board Pin Processing

When performing programming on the target system, provide a connector on the target system to connect the dedicated flash programmer.

An on-board function that allows switching between normal operation mode and flash memory programming mode may be required in some cases.


<VPP pin>

In normal operation mode, input 0 V to the VPP pin. In flash memory programming mode, a write voltage of 10.0 V (TYP.) is supplied to the VPP pin, so perform the following.

- (1) Connect a pull-down resistor (RVPP = 10 $k\Omega$) to the VPP pin.
- (2) Use the jumper on the board to switch the VPP pin input to either the writer or directly to GND.

A VPP pin connection example is shown below.

Figure 6-4. VPP Pin Connection Example



<Serial interface pin>

The following shows the pins used by the serial interface.


Serial Interface	Pins Used		
3-wire serial I/O (SIO3)	SCK20, SO20, SI20		
	P00, P01, P02		
UART	TxD20, RxD20		

When connecting the dedicated flash programmer a serial interface pin that is connected to another device onboard, signal conflict or abnormal operation of the other devices may occur. Care must therefore be taken with such connections.

(1) Signal conflict

If the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a signal conflict occurs. To prevent this, isolate the connection with the other device or set the other device to the output high impedance status.

Figure 6-5. Signal Conflict (Input Pin of Serial Interface)




In the flash memory programming mode, the signal output by another device and the signal sent by the dedicated flash programmer conflict, therefore, isolate the signal of the other device.


(2) Abnormal operation of other device

If the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) that is connected to another device (input), a signal is output to the device, and this may cause an abnormal operation. To prevent this abnormal operation, isolate the connection with the other device or set so that the input signals to the other device are ignored.

Figure 6-6. Abnormal Operation of Other Device



If the signal output by the μ PD78F9116B or 78F9116B(A) affects another device in the flash memory programming mode, isolate the signals of the other device.



If the signal output by the dedicated flash programmer affects another device in the flash memory programming mode, isolate the signals of the other device.




< RESET pin>

If the reset signal of the dedicated flash programmer is connected to the $\overline{\text{RESET}}$ pin connected to the reset signal generator on-board, a signal conflict occurs. To prevent this, isolate the connection with the reset signal generator.

If the reset signal is input from the user system in the flash memory programming mode, a normal programming operation cannot be performed. Therefore, do not input reset signals from other than the dedicated flash programmer.

Figure 6-7. Signal Conflict (RESET Pin)



The signal output by the reset signal generator and the signal output from the dedicated flash programmer conflict in the flash memory programming mode, so isolate the signal of the reset signal generator.

<Port pins>

When the μ PD78F9116B or 78F9116B(A) enters the flash memory programming mode, all the pins other than those that communicate in flash memory programming are in the same status as immediately after reset.

If the external device does not recognize initial statuses such as the output high impedance status, therefore, connect the external device to V_{DD} or Vss.

<Oscillation pins>

When using the on-board clock, connect X1 and X2 as required in the normal operation mode.

When using the clock output of the flash programmer, connect it directly to X1, disconnecting the main resonator on-board, and leave the X2 pin open.

<Power supply>

When using the power supply output of the flash programmer, connect the VDD and VSs pins to VDD and GND of the flash programmer, respectively.

When using the on-board power supply, connect it as required in the normal operation mode. Because the flash programmer monitors the voltage, however, VDD of the flash programmer must be connected.

For the other power pins (AVDD and Ass), supply the same power supply as in the normal operation mode.

6.4 Connection When Using Flash Memory Writing Adapter

The following shows an example of the recommended connection when using the flash memory writing adapter.

Figure 6-8. Example of Flash Memory Writing Adapter Connection When Using 3-Wire Serial I/O Mode (SIO-ch0)




Figure 6-9. Example of Flash Memory Writing Adapter Connection When Using 3-Wire Serial I/O Mode (SIO-ch1)





Figure 6-10. Example of Flash Memory Writing Adapter Connection When Using UART Mode



7. INSTRUCTION SET OVERVIEW

This section shows a list of the instruction set for the μ PD78F9116B and 78F9116B(A).

7.1 Conventions

7.1.1 Operand identifiers and description methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, \$, and [], are keywords and must be described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #,!, \$, or [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 7-1. Operand Identifiers and Description Methods

Identifier	Description Method
r rp sfr	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7), AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol
saddr saddrp	FE20H to FF1FH immediate data or label FE20H to FF1FH immediate data or label (even address only)
addr16	0000H to FFFFH immediate data or label (Only even addresses for 16-bit data transfer instructions) 0040H to 007FH immediate data or label (even address only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label

7.1.2 Descriptions of the operation field

A: A register; 8-bit accumulator

X: X register

B: B register

C: C register

D: D register

E: E register H: H register

L:

L register

AX: AX register pair; 16-bit accumulator

BC: BC register pair

DE: DE register pair

HL: HL register pair PC:

Program counter SP: Stack pointer

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

IE: Interrupt request enable flag

NMIS: Non-maskable interrupt servicing flag

Memory contents indicated by address or register contents in parentheses ():

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

∧: Logical product (AND)

Logical sum (OR) v:

₩: Exclusive OR

- : Inverted data

addr16: 16-bit immediate data or label

Signed 8-bit data (displacement value) jdisp8:

7.1.3 Description of the flag operation field

(Blank): Not affected 0: Cleared to 0 1: Set to 1

×: Set/cleared according to the result Previously saved value is restored R:



7.2 Operations

Mnemonic	Operand	Byte	Clock	Operation	Flag
					Z AC CY
MOV	r, #byte	3	6	$r \leftarrow \text{byte}$	
	saddr , #byte	3	6	(addr) ← byte	
	sfr, #byte	3	6	sfr ← byte	
	A, r	2	4	$A \leftarrow r$	
	r, A Note 1	2	4	$r \leftarrow A$	
	A, saddr	2	4	A ← (saddr)	
	saddr, A	2	4	(saddr) ← A	
	A, sfr	2	4	A ← sfr	
	sfr, A	2	4	sfr ← A	
	A, !addr16	3	8	$A \leftarrow (addr16)$	
	!addr16, A	3	8	(addr16) ← A	
	PSW, #byte	3	6	PSW ← byte	× × ×
	A, PSW	2	4	$A \leftarrow PSW$	
	PSW, A	2	4	PSW ← A	× × ×
	A, [DE]	1	6	$A \leftarrow (DE)$	
	[DE], A	1	6	(DE) ← A	
	A, [HL]	1	6	$A \leftarrow (HL)$	
	[HL], A	1	6	(HL) ← A	
	A, [HL + byte]	2	6	A ← (HL + byte)	
	[HL + byte], A	2	6	(HL + byte) ← A	
XCH	A, X	1	4	$A \leftrightarrow X$	
	A, r	2	6	A ↔ r	
	A, saddr	2	6	$A \leftrightarrow (saddr)$	
	A, sfr	2	6	A ↔ sfr	
	A, [DE]	1	8	$A \leftrightarrow (DE)$	
	A, [HL]	1	8	$A \leftrightarrow (HL)$	
	A, [HL + byte]	2	8	A ↔ (HL + byte)	
MOVW	rp, #word	3	6	$rp \leftarrow word$	
	AX, saddrp	2	6	$AX \leftarrow (saddrp)$	
	saddrp, AX	2	8	(saddrp) ← AX	
	AX, rp	1	4	$AX \leftarrow rp$	
	rp, AX	1	4	$rp \leftarrow AX$	
XCHW	AX, rp	1	8	$AX \leftrightarrow rp$	

Notes 1. Except r = A

2. Except r = A or X

3. Only when rp = BC, DE, HL

Mnemonic	Operand	Byte	Clock	Operation	Flag
					Z AC CY
ADD	A, #byte	2	4	A, CY ← A + byte	× × ×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte	× × ×
	A, r	2	4	$A,CY \leftarrow A + r$	× × ×
	A, saddr	2	4	A, CY ← A + (saddr)	× × ×
	A, !addr16	3	8	A, CY ← A + (addr16)	× × ×
	A, [HL]	1	6	A, CY ← A + (HL)	× × ×
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (HL + byte)$	× × ×
ADDC	A, #byte	2	4	A, CY ← A + byte + CY	× × ×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte + CY	× × ×
	A, r	2	4	$A, CY \leftarrow A + r + CY$	× × ×
	A, saddr	2	4	A, CY ← A + (saddr) + CY	× × ×
	A, !addr16	3	8	$A, CY \leftarrow A + (addr16) + CY$	× × ×
	A, [HL]	1	6	$A, CY \leftarrow A + (HL) + CY$	× × ×
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (HL + byte) + CY$	× × ×
SUB	A, #byte	2	4	A, CY ← A − byte	× × ×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte	× × ×
	A, r	2	4	$A, CY \leftarrow A - r$	× × ×
	A, saddr	2	4	A, CY ← A − (saddr)	× × ×
	A, !addr16	3	8	A, CY ← A − (addr16)	× × ×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL)$	× × ×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (HL + byte)$	× × ×
SUBC	A, #byte	2	4	A, CY ← A − byte − CY	× × ×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte – CY	× × ×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	× × ×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr) - CY$	× × ×
	A, !addr16	3	8	$A, CY \leftarrow A - (addr16) - CY$	× × ×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL) - CY$	× × ×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (HL + byte) - CY$	× × ×
AND	A, #byte	2	4	$A \leftarrow A \land byte$	×
	saddr, #byte	3	6	(saddr) ← (saddr) ∧ byte	×
	A, r	2	4	$A \leftarrow A \wedge r$	×
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×
	A, !addr16	3	8	$A \leftarrow A \wedge (addr16)$	×
	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×
	A, [HL + byte]	2	6	A ← A ∧ (HL + byte)	×



Mnemonic	Operand	Byte	Clock	Operation	Flag Z AC CY
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×
	saddr, #byte	3	6	(saddr) ← (saddr) ∨ byte	×
A, r A, saddr		2	4	$A \leftarrow A \lor r$	×
		2	4	$A \leftarrow A \lor (saddr)$	×
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×
XOR	A, #byte	2	4	$A \leftarrow A \lor byte$	×
	saddr, #byte	3	6	(saddr) ← (saddr) ▽ byte	×
	A, r	2	4	$A \leftarrow A \nabla r$	×
	A, saddr	2	4	$A \leftarrow A \forall (saddr)$	×
	A, !addr16	3	8	A ← A ▽ (addr16)	×
	A, [HL]	1	6	$A \leftarrow A \forall (HL)$	×
	A, [HL + byte]	2	6	A ← A ▽ (HL + byte)	×
CMP	A, #byte	2	4	A – byte	× × ×
	saddr, #byte	3	6	(saddr) - byte	x x x
	A, r	2	4	A – r	x x x
	A, saddr	2	4	A – (saddr)	× × ×
	A, !addr16	3	8	A – (addr16)	x x x
	A, [HL]	1	6	A – (HL)	× × ×
	A, [HL + byte]	2	6	A – (HL + byte)	x x x
ADDW	AX, #word	3	6	$AX, CY \leftarrow AX + word$	x x x
SUBW	AX, #word	3	6	$AX, CY \leftarrow AX - word$	× × ×
CMPW	AX, #word	3	6	AX – word	× × ×
INC	r	2	4	r ← r + 1	× ×
	saddr	2	4	(saddr) ← (saddr) + 1	× ×
DEC	r	2	4	r ← r − 1	× ×
	saddr	2	4	(saddr) ← (saddr) − 1	× ×
INCW	rp	1	4	rp ← rp + 1	
DECW	rp	1	4	$rp \leftarrow rp - 1$	
ROR	A, 1	1	2	$(CY,A_7\leftarrow A_0,A_{m-1}\leftarrow A_m)\times 1$	×
ROL	A, 1	1	2	$(CY,A_0\leftarrow A_7,A_{m+1}\leftarrow A_m)\times 1$	×
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$	×
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$	×

Mnemonic	Operand	Byte	Clock	Operation	F	lag
					Z	AC CY
SET1	saddr. bit	3	6	(saddr. bit) ← 1		
	sfr. bit	3	6	sfr. bit ← 1		
	A. bit	2	4	A. bit ← 1		
	PSW. bit	3	6	PSW. bit ← 1	×	× ×
	[HL]. bit	2	10	(HL) . bit ← 1		
CLR1	saddr. bit	3	6	(saddr. bit) ← 0		
	sfr. bit	3	6	sfr. bit ← 0		
	A. bit	2	4	A. bit ← 0		
	PSW. bit	3	6	PSW. bit \leftarrow 0	×	× ×
	[HL]. bit	2	10	(HL) . bit \leftarrow 0		
SET1	CY	1	2	CY ← 1		1
CLR1	CY	1	2	CY ← 0		0
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$		×
CALL	!addr16	3	6	$(SP-1) \leftarrow (PC+3)H, (SP-2) \leftarrow (PC+3)L,$ $PC \leftarrow addr16, SP \leftarrow SP-2$		
CALLT	[addr5]	1	8	$(SP-1) \leftarrow (PC+1)_{H}, (SP-2) \leftarrow (PC+1)_{L},$ $PC_{H} \leftarrow (00000000, addr5+1),$ $PC_{L} \leftarrow (00000000, addr5),$ $SP \leftarrow SP-2$		
RET		1	6	$\begin{aligned} & PC_H \leftarrow (SP+1), PC_L \leftarrow (SP), \\ & SP \leftarrow SP+2 \end{aligned}$		
RETI		1	8	$\begin{aligned} & PC_H \leftarrow (SP+1), PC_L \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, \\ & NMIS \leftarrow 0 \end{aligned}$	R	RR
PUSH	PSW	1	2	(SP − 1) ← PSW, SP ← SP − 1		
	rp	1	4	$(SP-1) \leftarrow rpH, (SP-2) \leftarrow rpL,$ $SP \leftarrow SP-2$		
POP	PSW	1	4	$PSW \leftarrow (SP),SP \leftarrow SP + 1$	R	R R
	rp	1	6	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP),$ $SP \leftarrow SP + 2$		
MOVW	SP, AX	2	8	$SP \leftarrow AX$		
	AX, SP	2	6	$AX \leftarrow SP$		
BR	!addr16	3	6	PC ← addr16		
	\$addr16	2	6	PC ← PC + 2 + jdisp8		
	AX	1	6	$PCH \leftarrow A, PCL \leftarrow X$		

Mnemonic	Operand	Byte	Clock	Operation	Flag
					Z AC CY
ВС	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1	
BNC	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$	
BZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$	
BNZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$	
ВТ	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 1	
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 1	
	A. bit , \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit} = 1$	
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1	
BF	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 0	
	sfr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr. bit} = 0$	
	A. bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit} = 0$	
	PSW. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$	
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0	
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$	
	saddr, \$addr16	3	8	$(saddr) \leftarrow (saddr) - 1$, then PC \leftarrow PC + 3 + jdisp8 if(saddr) \neq 0	
NOP		1	2	No Operation	
El		3	6	IE ← 1(Enable Interrupt)	
DI		3	6	IE ← 0(Disable Interrupt)	
HALT		1	2	Set HALT Mode	
STOP		1	2	Set STOP Mode	

8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C)

Parameter	Symbol	C	Conditions	Ratings	Unit
Supply voltage	VDD, AVDD	$V_{DD} = AV_{DD}$	$V_{DD} = AV_{DD} \qquad -0.3 \text{ to } +6.5$		V
	V _{PP}			-0.3 to +10.5	V
Input voltage	Vıı	Pins other than P5	50 to P53	-0.3 to V _{DD} + 0.3	V
	V _{I2}	P50 to P53	With N-ch open drain	-0.3 to +13	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
Output current, high	Іон	Per pin	μPD78F9116B	-10	mA
		Total for all pins		-30	mA
		Per pin	μPD78F9116B(A)	10	mA
		Total for all pins		120	mA
Output current, low	lou	Per pin	μPD78F9116B	30	mA
		Total for all pins		160	mA
		Per pin	μPD78F9116B(A)	-7	mA
		Total for all pins		-22	mA
Operating ambient temperature	TA	In normal operatio	n mode	-40 to +85	°C
		During flash memo	ory programming	10 to 40	°C
Storage temperature	T _{stg}			-40 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

System Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic		Oscillation frequency (fx) ^{Note 1}	V _{DD} = 4.5 to 5.5 V	1.0		10.0	MHz
resonator			V _{DD} = 3.0 to 5.5 V	1.0		6.0	MHz
	│		V _{DD} = 1.8 to 5.5 V	1.0		5.0	MHz
	C1+ C2+	Oscillation stabilization time ^{Note 2}	After V _{DD} reaches oscillation voltage range MIN.			4	ms
Crystal	Lv v4 vo l	Oscillation frequency (fx) ^{Note 1}	V _{DD} = 4.5 to 5.5 V	1.0		10.0	MHz
resonator	VPP X1 X2		V _{DD} = 3.0 to 5.5 V	1.0		6.0	MHz
			V _{DD} = 1.8 to 5.5 V	1.0		5.0	MHz
	C1= C2= 	Oscillation stabilization	V _{DD} = 4.5 to 5.5 V			10	ms
		time ^{Note 2}	V _{DD} = 1.8 to 5.5 V			30	
External	X1 X2	X1 input frequency (fx) ^{Note 1}	V _{DD} = 4.5 to 5.5 V	1.0		10.0	MHz
clock		\(\frac{1}{2}\)	V _{DD} = 3.0 to 5.5 V	1.0		6.0	MHz
			V _{DD} = 1.8 to 5.5 V	1.0		5.0	MHz
	Å	X1 input high-/low-level	V _{DD} = 4.5 to 5.5 V	45		500	ns
	I	width (txH, txL)	V _{DD} = 3.0 to 5.5 V	75		500	ns
			V _{DD} = 1.8 to 5.5 V	85		500	ns
	X1 X2	X1 input frequency (fx) ^{Note 1}	V _{DD} = 2.7 to 5.5 V	1.0		5.0	MHz
	OPEN	X1 input high-/low-level width (txH, txL)		85		500	ns

Notes 1. Indicates only oscillator characteristics. Refer to AC characteristics for instruction execution time.

2. Time required to stabilize oscillation after a reset or STOP mode release. Use the resonator that stabilizes oscillation during the oscillation wait time.

Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- · Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V) (1/2)

Parameter	Symbol			Conditions	S	MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin		μPD78F9	9116B			-1	mA
		Total for all	Total for all pins					-15	mA
		Per pin		μPD78F9	9116B(A)			-1	mA
		Total for all	pins					-11	mA
Output current, low	lol	Per pin		μPD78F9	9116B			10	mA
		Total for all	pins					80	mA
		Per pin		μPD78F9	9116B(A)			3	mA
		Total for all	pins					60	mA
Input voltage, high	V _{IH1}	Pins other t	han des	scribed	V _{DD} = 2.7 to 5.5 V	0.7 V _{DD}		V _{DD}	٧
		below			V _{DD} = 1.8 to 5.5 V	0.9 V _{DD}		V _{DD}	٧
	V _{IH2}	P50 to P53	N-ch	open drain	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.7 V _{DD}		12	٧
					V _{DD} = 1.8 to 5.5 V, TA = 25 to 85 °C	0.9 V _{DD}		12	V
	V _{IH3}	RESET, P2	20 to P2	5	V _{DD} = 2.7 to 5.5 V	0.8 V _{DD}		V _{DD}	٧
				V _{DD} = 1.8 to 5.5 V	0.9 V _{DD}		V _{DD}	٧	
	V _{IH4}	X1, X2			V _{DD} = 4.5 to 5.5 V	V _{DD} - 0.5		V _{DD}	V
					V _{DD} = 1.8 to 5.5 V	V _{DD} - 0.1		V _{DD}	V
Input voltage, low	V _{IL1}	Pins other than described below		V _{DD} = 2.7 to 5.5 V	0		0.3 V _{DD}	V	
					V _{DD} = 1.8 to 5.5 V	0		0.1 V _{DD}	٧
	V _{IL2}	V _{IL2} P50 to P53	0 to P53 N-ch open drain		V _{DD} = 2.7 to 5.5 V	0		0.3 V _{DD}	V
					V _{DD} = 1.8 to 5.5 V, TA = 25 to 85 °C	0		0.1 V _{DD}	V
	VIL3	RESET, P2	20 to P2	5	V _{DD} = 2.7 to 5.5 V	0		0.2 V _{DD}	V
					V _{DD} = 1.8 to 5.5 V	0		0.1 V _{DD}	V
	VIL4	X1, X2			V _{DD} = 4.5 to 5.5 V	0		0.4	V
					V _{DD} = 1.8 to 5.5 V	0		0.1	V
Output voltage, high	V _{OH1}	V _{DD} = 4.5 to	5.5 V,	Iон = −1 m/	Α	V _{DD} - 1.0			V
	V _{OH2}	V _{DD} = 1.8 to	5.5 V,	Іон = -100	μΑ	V _{DD} - 0.5			V
Output voltage, low	V _{OL1}	Pins other than P50 to		= 4.5 to 5 PD78F9116	.5 V, IoL = 10 mA B)			1.0	٧
		P53		o = 4.5 to 5. PD78F9116	.5 V, IoL = 3 mA B(A))			1.0	٧
			VDI	= 1.8 to 5.	.5 V, IοL = 400 μA			0.5	V
	V _{OL2}	V _{OL2} P50 to P53		= 4.5 to 5. PD78F9116	.5 V, IoL = 10 mA B)			1.0	V
				= 4.5 to 5. PD78F9116	.5 V, IoL = 3 mA B(A))			1.0	٧
			VDI	= 1.8 to 5	.5 V, IoL = 1.6 mA			0.4	V

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$) (2/2)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Input leakage current, high	Ішн1	Pins other than X1, X2, or P50 to P53	$V_{IN} = V_{DD}$			3	μΑ
	ILIH2	X1, X2				20	μΑ
	Ішнз	P50 to P53 (N-ch open drain)	V _{IN} = 12 V			20	μΑ
Input leakage current, low	ILIL1	Pins other than X1, X2, or P50 to P53	V _{IN} = 0 V			-3	μΑ
	ILIL2	X1, X2				-20	μΑ
	Ішз	P50 to P53 (N-ch open drain)				-3 ^{Note 1}	μΑ
Output leakage current, high	Ісон	Vout = Vdd				3	μΑ
Output leakage current, low	ILOL	Vout = 0 V				-3	μΑ
Software pull-up resistor	R ₁	$V_{IN} = 0 V$, for pins other than	P50 to P53	50	100	200	kΩ
Power supply current	IDD1 Note 2	10.0 MHz crystal oscillation operating mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$		10.0	20.0	mA
		6.0 MHz crystal oscillation operating mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$		6.0	12.0	mA
		5.0 MHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$		4.0	10.0	mA
		operating mode	$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 5}}$		1.0	2.5	mA
		(C1 = C2 = 22 pF)	$V_{DD} = 2.0 \text{ V} \pm 10\%^{\text{Note 5}}$		8.0	2.0	mA
	DD2 Note 2	10.0 MHz crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$		1.2	6.0	mA
		6.0 MHz crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$		0.9	2.8	mA
		5.0 MHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$		0.6	2.5	mA
		HALT mode	$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 5}}$		0.3	2.0	mA
		(C1 = C2 = 22 pF)	$V_{DD} = 2.0 \text{ V} \pm 10\%^{\text{Note 5}}$		0.2	1.5	mA
	IDD3 ^{Note 2}	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$		0.1	30	μΑ
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.05	10	μΑ
			$V_{DD} = 2.0 \text{ V} \pm 10\%$		0.05	10	μΑ
	IDD4 ^{Note 3}	10.0 MHz crystal oscillation A/D operating mode	V _{DD} = 5.0 V±10% ^{Note 4}		11.0	22.5	mA
		6.0 MHz crystal oscillation A/D operating mode	V _{DD} = 5.0 V±10% ^{Note 4}		7.0	14.5	mA
		5.0 MHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$		5.0	12.5	mA
		A/D operating mode	$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 5}}$		2.0	5.0	mA
		(C1 = C2 = 22 pF)	$V_{DD} = 2.0 \text{ V} \pm 10\%^{\text{Note 5}}$		1.8	4.5	mA

- **Notes 1.** When port 5 is in input mode, a low-level input leakage current of $-60 \mu A$ (MAX.) flows only for 1 cycle time after a read instruction has been executed to port 5.
 - 2. The current flowing to the ports (including the current flowing through an on-chip pull-up resistor) and AVDD current are not included.
 - **3.** The current flowing to the ports (including the current flowing through an on-chip pull-up resistor) is not included.
 - **4.** High-speed mode operation (when processor clock control register (PCC) is set to 00H.)
 - 5. Low-speed mode operation (when PCC is set to 02H).

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Flash Memory Write/Erase Characteristics (TA = 10 to 40°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	fx	V _{DD} = 4.5 to 5.5 V	1.0		10.0	MHz
		V _{DD} = 3.0 to 5.5 V	1.0		6.0	MHz
		V _{DD} = 2.7 to 5.5 V	1.0		5.0	MHz
		V _{DD} = 1.8 to 5.5 V	1.0		1.25	MHz
Write current (VDD pin) Note	IDDW	When V _{PP} supply voltage = V _{PP1} (5.0 MHz crystal oscillation operating mode)			21	mA
Write current (VPP pin) Note	I PPW	When V _{PP} supply voltage = V _{PP1}			22.5	mA
Erase current (VDD pin) Note	IDDE	When V _{PP} supply voltage = V _{PP1} (5.0 MHz crystal oscillation operating mode)			3	mA
Erase current (VPP pin) Note	ІРРЕ	When VPP supply voltage = VPP1			115	mA
Unit erase time	ter		0.2	0.2	0.2	s
Total erase time	tera				20	s
Write count		Erase/write are regarded as 1 cycle			20	Times
VPP supply voltage	V _{PP0}	In normal operation	0		0.2V _{DD}	V
	V _{PP1}	During flash memory programming	9.7	10.0	10.3	V


Note The current flowing to the ports (including the current flowing through an on-chip pull-up resistor) and AV_{DD} current are not included.

AC Characteristics

(1) Basic operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	Тсч	V _{DD} = 4.5 to 5.5 V	0.2		8	μs
(minimum instruction execution time)		V _{DD} = 3.0 to 5.5 V	0.33		8	μs
		V _{DD} = 2.7 to 5.5 V	0.4		8	μs
		V _{DD} = 1.8 to 5.5 V	1.6		8	μs
TI80 input high-/low-	tтін,	V _{DD} = 2.7 to 5.5 V	0.1			μs
level width	tτι∟	V _{DD} = 1.8 to 5.5 V	1.8			μs
TI80 input frequency	fтı	V _{DD} = 2.7 to 5.5 V	0		4	MHz
		V _{DD} = 1.8 to 5.5 V	0		275	kHz
Interrupt input high- /low-level width	tinth, tintl	INTP0 to INTP2	10			μs
RESET low-level width	trsl		10			μs
CPT20 input high- /low-level width	tcpн, tcpL		10			μs

Tcy vs VDD



(2) Serial interface ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

(i) 3-wire serial I/O mode (SCK20...Internal clock output)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
SCK20 cycle time	tkcy1	V _{DD} = 2.7 to 5.5 V		800			ns
		V _{DD} = 1.8 to 5.5 V		3200			ns
SCK20 high-/low-	t кн1,	V _{DD} = 2.7 to 5.5 V		tkcy1/2 - 50			ns
level width	t _{KL1}	V _{DD} = 1.8 to 5.5 V		txcy1/2 - 150			ns
SI20 setup time	tsıĸı	V _{DD} = 2.7 to 5.5 V		150			ns
(to SCK20↑)		V _{DD} = 1.8 to 5.5 V		500			ns
SI20 hold time	tksi1	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK20↑)				600			ns
SO20 output delay	tkso1	$R = 1 k \Omega$,	V _{DD} = 2.7 to 5.5 V	0		250	ns
time from SCK20↓		C = 100 pF ^{Note}	V _{DD} = 1.8 to 5.5 V	0		1000	ns

Note R and C are the load resistance and load capacitance of the SO output line.

(ii) 3-wire serial I/O mode (SCK20...External clock input)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
SCK20 cycle time	tkCY2	V _{DD} = 2.7 to 5.5 V		800			ns
		V _{DD} = 1.8 to 5.5 V		3200			ns
SCK20 high-/low-	t _{KH2} ,	V _{DD} = 2.7 to 5.5 V		400			ns
level width	t _{KL2}	V _{DD} = 1.8 to 5.5 V		1600			ns
SI20 setup time	tsık2	V _{DD} = 2.7 to 5.5 V		100			ns
(to SCK20↑)		V _{DD} = 1.8 to 5.5 V		150			ns
SI20 hold time	tksi2	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK20 [↑])		V _{DD} = 1.8 to 5.5 V		600			ns
SO20 output delay	t KSO2	$R = 1 k\Omega$,	V _{DD} = 2.7 to 5.5 V	0		300	ns
time from SCK20↓		C = 100 pF ^{Note}	V _{DD} = 1.8 to 5.5 V	0		1000	ns
SO20 setup time	tkas2	V _{DD} = 2.7 to 5.5 V				120	ns
(for SS20↓ when SS20 is used)		V _{DD} = 1.8 to 5.5 V				400	ns
SO20 disable time	tkds2	V _{DD} = 2.7 to 5.5 V				240	ns
(for SS20↑ when SS20 is used)		V _{DD} = 1.8 to 5.5 V				800	ns

 $\mbox{\bf Note }\mbox{\bf R}$ and $\mbox{\bf C}$ are the load resistance and load capacitance of the SO output line.

(iii) UART mode (Dedicated baud rate generator output)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 2.7 to 5.5 V			78125	bps
		V _{DD} = 1.8 to 5.5 V			19531	bps




(iv) UART mode (external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK20 cycle time	tксүз	V _{DD} = 2.7 to 5.5 V	800			ns
		V _{DD} = 1.8 to 5.5 V	3200			ns
ASCK20 high-/low-	t кнз,	V _{DD} = 2.7 to 5.5 V	400			ns
level width	tкL3	V _{DD} = 1.8 to 5.5 V	1600			ns
Transfer rate		V _{DD} = 2.7 to 5.5 V			39063	bps
		V _{DD} = 1.8 to 5.5 V			9766	bps
ASCK20 rise/fall time	t _R ,				1	μs
	tғ					


AC Timing Test Points (excluding X1 input)




Clock Timing




TI Timing



Interrupt Input Timing




RESET Input Timing




Serial Transfer Timing


3-wire serial I/O mode:



3-wire serial I/O mode (when \$\overline{SS20}\$ is used):



UART mode (external clock input):



10-Bit A/D Converter Characteristics (TA = -40 to +85°C, AVDD = VDD = 1.8 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note1,2}		$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		±0.2	±0.4	%FSR
		2.7 V ≤ V _{DD} < 4.5 V		±0.4	±0.6	%FSR
		1.8 V ≤ V _{DD} < 2.7 V		±0.8	±1.2	%FSR
Conversion time	tconv	$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	12		100	μs
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	14		100	μs
		1.8 V ≤ V _{DD} < 2.7 V	28		100	μs
Zero-scale error ^{Note1,2}		$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			±0.4	%FSR
		$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.5~\text{V}$			±0.6	%FSR
		$1.8~V \le V_{DD} < 2.7~V$			±1.2	%FSR
Full-scale error ^{Note1,2}		$4.5~V \le V_{DD} \le 5.5~V$			±0.4	%FSR
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$			±0.6	%FSR
		$1.8~V \le V_{DD} < 2.7~V$			±1.2	%FSR
Integral linearity	ILE	$4.5~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
error ^{Note1}		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$			±4.5	LSB
		$1.8~V \le V_{DD} < 2.7~V$			±8.5	LSB
Differential linearity error ^{Note1}	DLE	$4.5~V \le V_{DD} \le 5.5~V$			±1.5	LSB
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$			±2.0	LSB
		1.8 V ≤ V _{DD} < 2.7 V			±3.5	LSB
Analog input voltage	VIAN		0		AVDD	٧

Notes 1. Excludes quantization error (±0.05%FSR).

2. It is indicated as a ratio to the full-scale value (%FSR).


Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.8		5.5	٧
Release signal set time	tsrel		0			μs
Oscillation	twait	Release by RESET		2 ¹⁵ /fx		ms
stabilization wait time ^{Note 1}		Release by interrupt request		Note 2		ms


- **Notes 1.** The oscillation stabilization wait time is the period during which the CPU operation is stopped to avoid unstable operation at the beginning of oscillation.
 - **2.** Selection of $2^{12}/fx$, $2^{15}/fx$, or $2^{17}/fx$ is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register.

Remark fx: System clock oscillation frequency

Data Retention Timing (STOP mode release by RESET)





Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)





9. PACKAGE DRAWING

30-PIN PLASTIC SSOP (7.62 mm (300))









NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	9.85±0.15
В	0.45 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
М	0.13
N	0.10
Р	3°+5° -3°
Т	0.25
U	0.6±0.15
_	S30MC-65-5A4-2

10. RECOMMENDED SOLDERING CONDITIONS

The μ PD78F9116B and 78F9116B(A) should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device**Mounting Technology Manual (C10535E). For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 10-1. Surface Mounting Type Soldering Conditions

 μ PD78F9116BMC-5A4: 30-pin plastic SSOP (7.62 mm (300)) μ PD78F9116BMC(A)-5A4: 30-pin plastic SSOP (7.62 mm (300))

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Three times or less: 3 max., Exposure limit: 7days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-107-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Three time or less, Exposure limit: 7days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-3
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once Preheating temperature: 120°C or below (package surface temperature), Exposure limit: 7days ^{Note} (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 sec. max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78F9116B and 78F9116B(A).

Software package

SP78K0S ^{Notes 1, 2}	CD-ROM in which the development tools (software) common to the 78K/0S Series are included as
	a package

Language Processing Software

RA78K0S ^{Notes 1, 2, 3}	Assembler package common to 78K/0S Series
CC78K0S ^{Notes 1, 2, 3}	C compiler package common to 78K/0S Series
DF789136 ^{Notes 1, 2, 3}	Device file for μPD78F9116B

Flash Memory Writing Tools

Flashpro III (Model number: FL-PR3 ^{Note 4} , PG-FP3)	Dedicated flash programmer for on-chip flash memory
FA-30MC ^{Note 4}	Flash memory writing adapter

Debugging Tools (1/2)

IE-78K0S-NS In-circuit emulator	In-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0S Series product. It supports the ID78K0S-NS integrated debugger. Used in combination with an AC adapter, emulation probe, and interface adapter connecting to the host machine.
IE-78K0S-NS-A In-circuit emulator	The IE-78K0S-NS-A provides a coverage function in addition to the IE-78K0S-NS functions, thus enhancing the debug functions, including the tracer and timer functions.
IE-70000-MC-PS-B AC adapter	Adapter used to supply power from a power outlet of 100 V AC to 240 V AC.
IE-70000-98-IF-C Interface adapter	Adapter when PC-9800 series PC (except notebook type) is used as the host machine (C bus supported).
IE-70000-CD-IF-A PC card interface	PC card and interface cable when notebook PC is used as the host machine (PCMCIA socket supported).
IE-70000-PC-IF-C Interface adapter	Adapter when using an IBM PC/AT™ or compatible as the host machine.
IE-70000-PCI-IF-A Interface adapter	Adapter when using PC that includes a PCI bus as the IE-78K0S-NS host machine.
IE-789136-NS-EM1 Emulation board	Board for emulation of the peripheral hardware peculiar to a device. Used in combination with an in-circuit emulator.
NP-36GS ^{Note 4}	Board used to connect the in-circuit emulator to the target system. For a 30-pin plastic SSOP (MC-5A4 type), used in combination with NGS-30.
NGS-30 ^{Note 4} Conversion socket	Conversion socket used to connect the NP-36GS to the target system board designed to mount a 30-pin plastic SSOP (MC-5A4 type).

Notes 1. PC-9800 series (Japanese Windows™) based

- 2. IBM PC/AT or compatibles (Japanese/English Windows) based
- **3.** HP9000 series 700[™] (HP-UX[™]) based, SPARCstation[™] (SunOS[™], Solaris[™]) based.
- 4. Products made by Naito Densei Machida Mfg. Co., Ltd. (Phone: +81-45-475-4191)

Remark RA78K0S, CC78K0S, SM78K0S, and ID78K0S-NS are used in combination with the DF789136.





Debugging Tools (2/2)

SM78K0S ^{Notes 1, 2}	System simulator common to 78K/0S Series
ID78K0S-NS ^{Notes 1, 2}	Integrated debugger common to 78K/0S Series
DF789136 ^{Notes 1, 2}	Device file for μPD78F9116B

- Notes 1. PC-9800 series (Japanese Windows) based
 - 2. IBM PC/AT or compatibles (Japanese/English Windows) based

Remark RA78K0S, CC78K0S, SM78K0S, and ID78K0S-NS are used in combination with the DF789136.

APPENDIX B. RELATED DOCUMENTS

The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to Devices

Document Name	Document No.
μ PD789101A, 102A, 104A, 111A, 112A, 114A, 101A(A), 102A(A), 104A(A), 111A(A), 112A(A), 114A(A) Data Sheet	U14590E
μPD78F9116B, 78F9116B(A) Data Sheet	This manual
μPD789104A, 789114A, 789124A, 789134A Subseries User's Manual	U14643E
78K/0S Series User's Manual Instructions	U11047E

Documents Related to Development Software Tools (User's Manuals)

Document Name		Document No.
RA78K0S Assembler Package	Operation	U14876E
	Language	U14877E
	Structured Assembly Language	U11623E
CC78K0S C Compiler	Operation	U14871E
	Language	U14872E
SM78K0S, SM78K0 System Simulator	Operation (Windows Based)	U14611E
Ver. 2.10 or Later		
SM78K Series System Simulator Ver. 2.10 or Later	External Part User Open Interface Specification	U15006E
ID78K0-NS, ID78K0S-NS Integrated Debugger Ver. 2.20 or Later	Operation (Windows Based)	U14910E
Project Manager Ver. 3.12 or Later (Windows Based)		U14610E

Documents Related to Development Hardware Tools (User's Manuals)

Document Name	Document No.
IE-78K0S-NS In-Circuit Emulator	U13549E
IE-78K0S-NS-A In-Circuit Emulator	U15207E
IE-789136-NS-EM1 Emulation Board	U14363E

Documents Related to Flash Memory Writing

Document Name	Document No.
PG-FP3 Flash Memory Programmer User's Manual	U13502E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.





Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products & Packages -	X13769E
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

[MEMO]

52

[MEMO]

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

EEPROM and FIP are trademarks of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

• Branch The Netherlands Eindhoven, The Netherlands

Tel: 040-244 58 45 Fax: 040-244 45 80

Branch Sweden Taeby, Sweden Tel: 08-63 80 820
Fax: 08-63 80 388

Filiale Italiana
Milano, Italy
Tel: 02-667541
Fax: 02-66754299

NEC Electronics (France) S.A.

Vélizy-Villacoublay, France Tel: 01-3067-58-00 Fax: 01-3067-58-99

NEC Electronics (France) S.A. Representación en España

Madrid, Spain Tel: 091-504-27-87 Fax: 091-504-28-60

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 253-8311 Fax: 250-3583

J02.3-1



- The information in this document is current as of January, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).