QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS SYNCHROSWITCH™ 32:16 MUX/DEMUX

IDTQS34XS257

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional signal flow
- Flow-through pinout
- Zero propagation delay, zero ground bounce
- 16 banks of 2:1 Mux/Demux
- Port select synchronous to the clock
- Clock enable and asynchronous enable
- Undershoot clamp diodes on all switch and control inputs
- Asynchronous SEL option
- Break-before-make feature
- Bus-hold eliminates floating bus lines and reduces static power consumption
- Available in 80-pin Millipaq package

APPLICATIONS:

- Memory interleaving

DESCRIPTION:

The QS34XS257 is a high-speed CMOS quad 32:16 multiplexer/demultiplexer. It is organized as four independent quad 2:1 mux/demux blocks. Port selection and connection, controlled by SEL signals, can be either asynchronous or synchronous. In the synchronous mode, the A or B port to Y port connection is updated on the rising edge of the input clock CLK. Once the port-to-port connection is made, data flow can be bi-directional with a typical 250ps propagation delay through the switch. Clock Enable, overriding Asynchronous Enable, and Asynchronous Select controls provide additional design flexibility.

Synchronous controls ease timing constraints in many high speed data mux/demux applications, such as bank interleaving. The QS34XS257 is available in the space-saving, 80-pin dual-in-line MillipaQ package.

The QS34XS257 is characterized for operation at -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

NOTE:
1. One of four blocks shown.

INDUSTRIAL TEMPERATURE RANGE

JUNE 2006

DSC-5578/3

PIN CONFIGURATION

NC	1		80	V_{CC}
A_{00}	2		79	$\overline{OE_0}$
A_{01}	3		78	SEL_0
A_{02}	4		77	Y_{00}
A_{03}	5		76	Y_{01}
B_{00}	6		75	Y_{02}
B_{01}	7		74	Y_{03}
B_{02}	8		73	$\overline{CLKEN_0}$
B_{03}	9		72	CLK_0
GND	10		71	$\overline{SYNC_0}$
NC	11		70	V_{CC}
A_{10}	12		69	$\overline{OE_1}$
A_{11}	13		68	SEL_1
A_{12}	14		67	Y_{10}
A_{13}	15		66	Y_{11}
B_{10}	16		65	Y_{12}
B_{11}	17		64	Y_{13}
B_{12}	18		63	$\overline{CLKEN_1}$
B_{13}	19		62	CLK_1
GND	20		61	$\overline{SYNC_1}$
NC	21		60	V_{CC}
A_{20}	22		59	$\overline{OE_2}$
A_{21}	23		58	SEL_2
A_{22}	24		57	Y_{20}
A_{23}	25		56	Y_{21}
B_{20}	26		55	Y_{22}
B_{21}	27		54	Y_{23}
B_{22}	28		53	$\overline{CLKEN_2}$
B_{23}	29		52	CLK_2
GND	30		51	$\overline{SYNC_2}$
NC	31		50	V_{CC}
A_{30}	32		49	$\overline{OE_3}$
A_{31}	33		48	SEL_3
A_{32}	34		47	Y_{30}
A_{33}	35		46	Y_{31}
B_{30}	36		45	Y_{32}
B_{31}	37		44	Y_{33}
B_{32}	38		43	$\overline{CLKEN_3}$
B_{33}	39		42	CLK_3
GND	40		41	$\overline{SYNC_3}$

MILLIPAQ (Q3)
TOP VIEW

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Description	Max	Unit
V_{TERM}[2]	Supply Voltage to Ground	–0.5 to +7	V
V_{TERM}[3]	DC Switch Voltage V_S	–0.5 to +7	V
V_{TERM}[3]	DC Input Voltage V_{IN}	–0.5 to +7	V
V_{AC}	AC Input Voltage (pulse width ≤ 20ns)	–3	V
I_{OUT}	DC Output Current	120	mA
P_{MAX}	Maximum Power Dissipation (T_A = 85°C)	1.16	W
T_{STG}	Storage Temperature	–65 to +150	°C

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals.
3. All terminals except V_{CC}.

CAPACITANCE

(T_A = +25°C, f = 1.0MHz, V_{IN} = 0V, V_{OUT} = 0V)

Pins		Typ.	Max.[1]	Unit
Control Pins		4	5	pF
Quickswitch Channels	Demux	5	7	pF
(Switch OFF)	Mux	7	9	

NOTE:
1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	I/O	Description
A_{n0} - A_{n3}	I/O	Demux Port A
B_{n0} - B_{n3}	I/O	Demux Port B
Y_{n0} - Y_{n3}	I/O	Mux Port Y
SEL_n	I	Select Input
CLK_n	I	Clock
$\overline{CLKEN_n}$	I	Clock Enable
$\overline{OE_n}$	I	Output Enable
$\overline{SYNC_n}$	I	Synchronous Selection Enable

FUNCTION TABLE[1]

Control Inputs					Port Status				
$\overline{SYNC}$	$\overline{OEn}$	CLKn	$\overline{CLKENn}$	SELn	Yn_0	Yn_1	Yn_2	Yn_3	Function
L	L	↑	L	L	An_0	An_1	An_2	An_3	Select Port A
L	L	↑	L	H	Bn_0	Bn_1	Bn_2	Bn_3	Select Port B
L	H	↑	L	X	No change in Mux connection				Switch OFF [2]
L	L	↑	H	X	No change in Mux connection				Hold Previous Mux connection [3] (Switch ON)
L	H	↑	H	X	No change in Mux connection				Switch OFF [4]
H	L	X	X	L	An_0	An_1	An_2	An_3	Select Port A
H	L	X	X	H	Bn_0	Bn_1	Bn_2	Bn_3	Select Port B
H	H	X	X	X	No change in Mux connection				Hold Previous Data (Switch OFF)

NOTES:
1. H = HIGH Voltage Level
   L = LOW Voltage Level
   X = Don't Care
   ↑ = LOW-to-HIGH Transition
2. Mux switches are turned off. The port connection can be changed by the SEL input.
3. The contents of the "Mux select register" are unchanged and the previous Mux connection is unchanged. The output (Mux port) data state will depend on the present data state of the input (Demux port).
4. The contents of the "Mux select register" are unchanged.

CONTROL LOGIC [1]

NOTE:
1. One of four blocks.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: T_A = –40°C to +85°C, V_{CC} = 5.0V ±10%

Symbol	Parameter	Test Conditions	Min.	Typ.[1]	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH for Control Pins	2	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
I_{IN}	Input Leakage Current (Control Inputs)	$0V \leq V_{IN} \leq V_{CC}$	—	0.1	±1	µA
R_{ON}	Switch ON Resistance[2,3]	V_{CC} = Min., V_{IN} = 0V, I_{ON} = 30mA	—	7	9	Ω
		V_{CC} = Min., V_{IN} = 2.4V, I_{ON} =15mA	—	10	13	

NOTES:
1. Typical values are at V_{CC} = 5.0V, T_A = 25°C.
2. Max value of R_{ON} is guaranteed but not production tested.
3. Measured by voltage drop between A/B and Y pin at indicated current through the switch.

TYPICAL ON RESISTANCE vs V_{IN} AT V_{CC} = 5V

R_{ON} (ohms) vs V_{IN} (Volts)

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]	Max.	Unit
I_{CCQ}	Quiescent Power Supply Current	V_{CC} = Max., V_{CTRL} = GND or V_{CC}, f = 0	12	mA
ΔI_{CC}	Power Supply Current per Control Input HIGH [2]	V_{CC} = Max., V_{IN} = 3.4V, f = 0	1.5	mA
I_{CCD}	Dynamic Power Supply Current per MHz[3]	V_{CC} = Max., A/B and Y pins open Control Inputs Toggling at 50% Duty Cycle	0.25	mA/MHz

NOTES:
1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TLL driven input (V_{IN} = 3.4V, control inputs only). A/B and Y pins do not contribute to ΔI_{CC}.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A/B and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T_A = -40°C to +85°C, V_{CC} = 5.0V ± 10%;

C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

| Symbol	Parameter	Min. [1]	Typ.	Max.	Unit
t_{PLH} t_{PHL}	Data Propagation Delay [2,3] A/B to Y, Y to A/B	—	0.25	—	ns
t_{SEC}	Clock Enable to Clock Setup Time	3	—	—	ns
t_{HEC}	Clock Enable to Clock Hold Time	0	—	—	ns
t_{CSO}	Clock to A, B Switch Turn-On Delay	0.5	—	7	ns
t_{ASO}	Asynchronous Select to A, B Switch Turn-On Delay	0.5	—	7	ns
t_W	Clock Pulse Width HIGH	3	—	—	ns
t_{SCS}	Clock to SEL Setup Time	3	—	—	ns
t_{HCS}	Clock to SEL Hold Time	0	—	—	ns
t_{PZL} t_{PZH}	Asynchronous Enable to Switch Turn-On Delay	1.5	—	5.2	ns
t_{PLZ} t_{PHZ}	Asynchronous Enable to Switch Turn-Off Delay [2]	1.5	—	4.8	ns

NOTES:
1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## TIMING WAVEFORMS - SYNCHRONOUS MODE, DEMUX FUNCTION

TIMING WAVEFORMS - SYNCHRONOUS MODE, MUX FUNCTION

TIMING WAVEFORMS - ASYNCHRONOUS MODE, MUX FUNCTION

ORDERING INFORMATION

IDTQS <u>XXXXX</u> <u>XX</u> <u>X</u>
   Device Type Package Process

Blank	Industrial (-40°C to +85°C)
Q3	150 mil MillipaQ
Q3G	150 mil MillipaQ - Green
34XS257	High Speed CMOS SynchroSwitch 32:16 Mux/Demux