

# **Advanced Information**

November 2000

### DESCRIPTION


The 78P2253 is a transceiver IC designed for 139.264Mbit/s (E4) or 155.52Mbit/s (OC-3, STS-3 or STM-1) transmission. It is used at the interface to a 75 $\Omega$  coaxial cable using CMI coding or a fiber optic module. Interface to digital framer circuits is accomplished via a serial PECL or parallel CMOS interface.

The transmitter includes a PLL to multiply the reference clock to the transmission frequency. The receiver provides adaptive equalization for accurate clock and data recovery. The 78P2253 is built in a BiCMOS technology for high performance and low power operation. It operates with a 3.3V or 5V power supply and is packaged in a 64-pin TQFP.

### **FEATURES**

- 139.264Mbit/s or 155.52Mbit/s interface for CMI coded transmission using 75W coaxial cable
- Compliant with ITU-T G.703, G.823 jitter tolerance, Telcordia TR-NWT-00253
- Integrated Clock Recovery Unit (CRU)
- Serial PECL Interface
- Four and Eight bit Parallel CMOS Interfaces
- PECL Interfaces for connection to Fiber Optic Modules for SONET OC3 applications
- Adaptive Equalization
- Integrated Clock Multiplier PLL
- Advanced BiCMOS Process

### **BLOCK DIAGRAM**



# **FUNCTIONAL DESCRIPTION**

The 78P2253 contains all the necessary transmit and receive circuitry for connection between 139.264Mbit/s or 155.52Mbit/s signals and digital Framer/Deframer ICs.

### **Operating Rate**

The 78P2253 has a variety of operating modes and rates. They are summarized in the tables below. More detailed descriptions can be found in the sections that follow.

Standard	E4/SONET	CMI/ECL	Rate (Mbit/s)	Reference Frequency (MHz)	Active I/O
OC-3 STM1 optic	0	0	155.52	19.44	ECL
STS-3 STM-1 Coax	0	1	155.52	19.44	СМІ
	1	0	139.264	17.408	ECL
E4	1	1	139.264	17.408	CMI

The digital interface of the 78P2253 can be either Serial PECL, 4-bit Parallel CMOS or 8-bit Parallel CMOS.

Mode	PAR/SER	8BIT/BIT	Data pins	Clock pins	Clock Frequency (MHz)
Serial	0	Х	TXDTP,N	TXCKP,N	155.52(Sonet)
			RXDTP,N	RXCKP,N	139.264 (E4)
4-bit	1	0	TXDT[3:0]	TXCK	38.88( Sonet)
Parallel			RXDT[3:0]	RXCK	34.816(E4)
8-bit	1	1	TXDT[7:0]	TXCK	19.44( Sonet)
Parallel			RXDT[7:0]	RXCK	17.408(E4)

Transmit timing is derived from either the reference clock (the crystal oscillator or CKIN), or the recovered receive clock. LLBACK and RLBACK control the local and remote loopback modes respectively.

LLBACK	RLBACK	HUB/HOST	Transmit Clock derived from
0	0	1	Reference
1	0	1	Reference
Х	1	1	Receiver
Х	Х	0	Receiver

### **Medium Choices**

The CMI/ECL pin selects one of two media for transmission.

When the CMI/ECL pin is high, the chip is in CMI mode and a  $75\Omega$  coaxial cable is used as the transmission medium. In this mode, the CMIOUTP and CMIOUTN pins are active. They connect the chip to the coaxial cable through a transformer and

matching resistors. In CMI mode the transmitter shapes the transmit pulses to meet the appropriate template and the adaptive equalizer corrects the received signal for dispersive attenuation. The ECLOUTP and ECLOUTN pins are inoperative and should be left open.

When the CMI/ECL pin is low the chip is in ECL mode and a fiber optics transceiver is used. The output data signal from the pins ECLOUTP and ECLOUTN have PECL levels. In this mode, the CMI pins are inoperative and should be left open. The CMI encoder and decoder are disabled.

### TRANSMITTER OPERATION

The transmitter section generates an analog signal for transmission through a transformer onto the coaxial cable or fiber optic module.

When the PAR/SER pin is low the chip is in serial mode. Serial data is input to the 78P2253 on the TXDTP and TXDTN pins at PECL levels. The data is timed with the clock generated by the 78P2253 on the TXCKP and TXCKN pins. In this mode the 8BIT/\$BIT pin is ignored.

When the PAR/SER pin is high the chip is in parallel mode. Parallel data is in put to the 78P2253 on the TXDT[7:0] pins. The input data is timed with the clock output from TXCK. When 8BIT/\$BIT is high all eight bits of TXDT[7:0] are used and the clock frequency at TXCK is one-eighth the standard frequency. When 8BIT/\$BIT is low the lower four bits, TXCK[3:0] are used and TXCK is one-fourth the standard frequency.

The first bit output from the ECL/CMI interface is the most significant bit on the parallel interface, TXDT7 in eight bit mode, TXDT3 in four bit mode.

The clock is generated by a phase-locked oscillator (PLO). The PLO is locked to a crystal oscillator operating at one-eighth of the standard clock frequency, 19.44MHz for OC-3, STS-3 and STM-1 and 17.408MHz for E4. This is shown in Figure 1a. An external clock signal at CKIN may also be substituted for a crystal as the reference frequency for the chip. In this mode, XTL1 and XTL2 must be configured as shown in Figure 1b. Note that the chip can be in either ECL or CMI mode when using either an external clock or a crystal for the reference. In serial mode the reference clock is output from TXCK. In parallel mode, the parallel transmit clock is output from TXCK.

### TRANSMITTER OPERATION (continued)




FIGURE 1A: USING CRYSTAL




FIGURE 1B: USING EXTERNAL CLOCK

In ECL mode the data signal is converted to CMI code by the Binary to CMI encoded.

The HUB/HOST input changes the reference signal for the clock generator. In the hub mode (HUB/HOST high), the transmit clock reference is derived from either the crystal oscillator or CKIN. In host mode (HUB/HOST low), the transmit clock reference is derived from the recovered receive clock.

### **RECEIVER OPERATION**

The receiver accepts serial, CMI coded data, at 155.52Mbit/s or 139.264Mbit/s from either the CMI or the ECL inputs. In CMI mode, the inputs CMIINP and CMIINN receive the input signal from a coaxial cable that is transformer-coupled to the chip. The ECL pins should be left open. In ECL mode, the pins ECLINP and ECLINN receive the input signal.

In CMI mode, the received signal is equalized for dispersive cable attenuation and decoded in the CMI to binary decoder.

A clock signal is recovered using a low jitter PLL circuit.

The data is converted to binary by the CMI to Binary decoder.

In serial mode, the received data is output on the RXDTP and RXDTN pins and the recovered clock is output on the RXCKP and RXCKN pins.

In parallel mode, the received data is converted to parallel, eight bits if 8BIT/\$BIT is high and four if it is low. The first bit received will arrive on the most significant output pin, RXDT[7] in eight bit mode and RXDT3 in four bit mode.

The LOS pin goes high when the signal detector detects a loss-of-signal condition.

### LOOPBACK OPERATION

The 78P2253 is capable of performing signal loopback in two ways The RLBACK pin selects the remote loopback mode. In this mode, the received signal is "looped back" and sent out of transmitter in place of the transmit input signal.

The LLBACK pin selects the local loop-back mode, and causes the receiver to use the transmitter output signal as its input. Local loopback is disabled when HUB/HOST is low or RLBACK is high.

# **PIN DESCRIPTION**

# **LEGEND**

TYPE	DESCRIPTION	TYPE	DESCRIPTION
Α	Analog Pin	PI	PECL Digital Input
CI	CMOS Digital Input	PO	PECL Digital Output
СО	CMOS Digital Output	S	Supply Pin

# TRANSMIT PINS

NAME	PIN	TYPE	DESCRIPTION
TXDTP	19	PI	Transmit Data Inputs - Serial Mode.
TXDTN	20		
TXCKP	22	PO	Transmit Clock Output - Serial Mode.
TXCKN	23		
TXDT[7:0]	11-18	CI	Transmit Data Inputs – Parallel Mode. TXDT[7:4] are ignored in 4 bit mode.
TXCK	10	CO	Reference Clock Output – Serial mode.
			Transmit Clock Output – Parallel Mode.
CMIOUTP	60	Α	Transmit Output in CMI mode.
CMIOUTN	59		No signal is output in ECL mode.
ECLOUTP	56	РО	Transmit Outputs for ECL mode.
ECLOUTN	55		No signal is output in CMI mode.

# **RECEIVE PINS**

NAME	PIN	TYPE	DESCRIPTION
CMIINP	50	Α	Receive inputs in CMI mode.
CMIINN	49		Transformer coupled from the coaxial cable.
			Ignored in ECL mode.
ECLINP	52	PI	Receiver inputs in ECL mode.
ECLINN	51		Ignored in CMI mode.
RXCKP	25	PO	Recovered Receive Clock – Serial Mode.
RXCKN	26		
RXCK	38	CO	Recovered Receive Clock – Parallel Mode.
RXDTP	27	PO	Receive data – Serial Mode.
RXDTN	28		
RXDT[7:0]	30-37	CO	Receive data – Parallel Mode. In 4 bit mode RXDT[3:0] are used and RXDT[7:4] are pulled low.

# PIN DESCRIPTION (continued)

# REFERENCE CLOCK PINS

NAME	PIN	TYPE	DESCRIPTION
XTAL1	5	Α	Crystal Pins. Connect as in Figure 1a.
XTAL2	6		
CKIN	9	CI	Reference clock input. The crystal oscillator connections should be left open.

### **CONTROL AND STATUS PINS**

NAME	PIN	TYPE	DESCRIPTION
RLBACK	41	CI	Loopback receiver output to transmitter input.
LLBACK	42	CI	Loopback transmitter output to receiver input. Disabled when HUB/HOST is low or RLBACK is high.
HUB/HOST	2	CI	In HUB mode (input high) the transmit reference clock is derived from the CKIN pin or the crystal oscillator. In HOST mode (input low) the transmit reference clock is derived from the recovered receive clock.
CMI/ECL	1	CI	Selects CMI (input high) or ECL (input low) modes.
E4/SONET	64	CI	When high, E4 (139.264 Mbit/s) operation is selected. When low, STM-1/STS-3/OC-3 (155.52Mbit/s) operation is selected.
8BIT/\$BIT		CI	Selects 8 bit parallel data when high and 4 bit parallel mode when low. In serial mode this pin is ignored.
LOS	39	CO	High during a loss-of-signal condition.

### **ANALOG PINS**

NAME	PIN	TYPE	DESCRIPTION
RFO	46	Α	External reference resistor.
LF	44	Α	PLL loop filter capacitor.

### **POWER SUPPLY PINS**

It is recommended that all VCC pins be connected to a single power supply plane and all GND pins be connected to a single ground plane.

NAME	PIN	TYPE	DESCRIPTION
VCC	43	S	Power Supply.
GND	4, 7, 21, 29, 45, 47, 48, 58, 61	S	Ground.

# **ELECTRICAL SPECIFICATIONS**

### **ABSOLUTE MAXIMUM RATINGS**

Operation beyond these limits may permanently damage the device.

PARAMETER	RATING
Supply Voltage	7 VDC
Storage Temperature	-65 to 150° C
Pin Voltage	-0.3 to (V cc+0.3) VDC
Pin Current	±100 mA

### **RECOMMENDED OPERATING CONDITIONS**

Unless otherwise noted all specifications are valid over these temperatures and supply voltage ranges.

PARAMETER	RATING
DC Voltage Supply, VCC	3.3 ± 0.3 VDC; 5 ± 0.5 VDC
Ambient Operating Temperature	-40 to 85°C

# DC CHARACTERISTICS:

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Supply Current (Parallel Mode)	lcc	Vcc = 3.3V		140	165	mA
		Vcc = 5.0V		150	175	
Supply Current (Serial Mode)	lcc	VCC = 3.3V		210	245	mA
		VCC = 5.0V		280	330	

### DIGITAL INPUT CHARACTERISTICS Pins of type CI

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Input Voltage Low	Vil				0.8	V
Input Voltage High	Vih		2.0			V
Input Current	lil, lih		-10		10	μΑ
Input Capacitance	Cin			10		pF

# Pins of type PI

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Input Voltage Low	Vil	Relative to Vcc			-1.5	V
Input Voltage High	Vih	Relative to Vcc	-1.1			V

# DIGITAL OUTPUT CHARACTERISTICS Pins of type CO


PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Output Voltage Low	Vol	IoI = 2mA		0.6		V
Output Voltage High	Voh	loh = -2mA		Vcc - 0.6		V
Transition Time	Tt			3.5		ns

# Pins of type PO

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Output Voltage Low	Vol	Relative to Vcc		-1.8	-1.6	V
Output Voltage High	Voh	Relative to Vcc	-1.1	-0.8		V
Rise Time	Tr			1		ns
Fall Time	Tf			1		ns


### **DIGITAL TIMING CHARACTERISTICS:**

Reference Clock Interface




PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
CKIN to TXCK Propagation Delay	T <sub>CK</sub>			20		ns

# ELECTRICAL SPECIFICATIONS (continued) DIGITAL TIMING CHARACTERISTICS Transmit Interface




PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Transmit Setup Time	$T_{SUs}$	Serial Mode		1.0		ns
Transmit Hold Time	T <sub>Hs</sub>	Serial Mode		-0.5		ns
TXCKP,N Duty Cycle			40		60	%




PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Transmit Setup Time	T <sub>SUp</sub>	Parallel Mode		2.5		ns
Transmit Hold Time	T <sub>Hp</sub>	Parallel Mode		0.1		ns
TXCK Duty Cycle			40		60	%

# ELECTRICAL SPECIFICATIONS (continued) DIGITAL TIMING CHARACTERISTICS Receive Interface




PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Receive Propagation Delay	T <sub>PROPs</sub>	Serial Mode		1.0		ns
RXCKP,N Duty Cycle			40		60	%



PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Receive Propagation Delay	T <sub>PROPs</sub>	Serial Mode		4.0		ns
RXCKP,N Duty Cycle			40		60	%

### TRANSMITTER OUTPUT JITTER

The transmit jitter specification ensures compliance with ITU-T G.823 and G.825 and ANSI T1.105.03-1994 for all supported rates. The corner frequency of the transmit PLL is nominally 3.0 MHz.



PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Transmitter Output Jitter	200 Hz to 3.5 MHz			0.075	UI

### TRANSMITTER SPECIFICATIONS FOR CMI INTERFACE IN E4 MODE


Bit Rate: 139.264Mbit/s ± 15ppm Code: coded mark inversion (CMI)

The following specifications are met with the external components for E4 operation, above, and configured with a recommended 1:1 transformer as in Figure 10. With the coaxial output port driving a  $75\Omega$  load, the output pulses conform to the templates in Figure 4 and Figure 5.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Peak-to-peak Output Voltage	Template	0.9		1.1	V
Rise/ Fall Time	10-90%			2	ns
Transition Timing Tolerance	Negative Transitions	-0.1		0.1	ns
	Positive Transitions at Interval Boundaries	-0.5		0.5	ns
	Positive Transitions at mid- interval	-0.35		0.35	ns

### TRANSMISSION PERFORMANCE

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Return Loss	7MHz to 240MHz	15			dB




**Note 1** – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01  $\mu$ F, to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed  $\pm 0.05$ V. This may be checked by removing the input signal again and verifying that the trace lies with  $\pm 0.05$ V of the nominal zero level of the masks.

Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed 2ns.

### FIGURE 4 - MASK OF A PULSE CORRESPONDING TO A BINARY ZERO IN E4 MODE



**Note 1** – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than  $0.01~\mu F$ , to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed  $\pm 0.05$ V. This may be checked by removing the input signal again and verifying that the trace lies with  $\pm 0.05$ V of the nominal zero level of the masks.

Note 3 — Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed 2ns.

Note 5 – The inverse pulse will have the same characteristics, noting that the timing tolerance at the level of the negative and positive transitions are  $\pm$  0.1 ns and  $\pm$ 0.5 ns respectively.

Figure 5 – Mask of a Pulse corresponding to a binary One in E4 mode.

# TRANSMITTER SPECIFICATIONS FOR CMI INTERFACE IN STS-3 (STM-1) MODE


Bit Rate: 155.52Mbit/s ± 20ppm Code: coded mark inversion (CMI)

The following specifications are met with the external components for STS-1 operation configured with a recpmmended 1:1 transformer as in Figure 10. With the coaxial output port driving a  $75\Omega$  load, the output pulses conform to the templates in Figure 6 and Figure 7.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Peak-to-peak Output Voltage	Template	0.9		1.1	V
Rise/ Fall Time	10-90%			2	ns
Transition Timing Tolerance	Negative Transitions	-0.1		0.1	ns
	Positive Transitions at Interval Boundaries	-0.5		0.5	ns
	Positive Transitions at mid- interval	-0.35		0.35	ns

### TRANSMISSION PERFORMANCE

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Return Loss	7MHz to 240MHz	15			dB




**Note 1** – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than  $0.01~\mu F$ , to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed  $\pm 0.05$ V. This may be checked by removing the input signal again and verifying that the trace lies with  $\pm 0.05$ V of the nominal zero level of the masks.

Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 - For the purpose of these masks, the rise time and decay time should be measured between -0.4V and 0.4V, and should not exceed 2ns.

Figure 6 – Mask of a Pulse corresponding to a binary Zero in STS-3 mode.



**Note 1** – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01  $\mu$ F, to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed  $\pm 0.05$ V. This may be checked by removing the input signal again and verifying that the trace lies with  $\pm 0.05$ V of the nominal zero level of the masks.

Note 3 — Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 – For the purpose of these masks, the rise time and decay time should be measured between -0.4V and 0.4V, and should not exceed 2ns. Note 5 – The inverse pulse will have the same characteristics, noting that the timing tolerance at the level of the negative and positive transitions are  $\pm$  0.1ns and  $\pm$ 0.5ns respectively.

Figure 7 - Mask of a Pulse corresponding to a binary One in STS-3 mode

### **RECEIVER SPECIFICATIONS**

The following specifications are met with the external components.


PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
LOS Threshold			0.1		V

### **RECEPTION PERFORMANCE**

Return Loss	7MHz to 240MHz	15			dB	l
-------------	----------------	----	--	--	----	---

### **RECEIVER JITTER TOLERANCE**


STS-3 and OC-3 jitter tolerance specifications are in ANSI T1.105.05-1994 and Telcordia TR-NWT-000253, Issue 2, Dec. 1991. STM-1 specifications are in ITU-T G.825. They are identical except that STM-1 specifies both jitter and wander. The E4 specifications are found in ITU-T G.823. The STM-1 specification is the tightest and covers the largest frequency range.



PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Receiver Jitter Tolerance	12μHz to 178μHz	2800			UI
	1.6mHz to 15.6mHz	311			
Note 1: Not tested in production	125mHz to 19.3 Hz	39			
	500Hz to 6.5kHz	1.5			
	65kHz to 3.5MHz	0.15			

### RECEIVER JITTER TRANSFER FUNCTION

The receiver clock recovery loop filter characteristics such that the receiver has the following transfer function.



The corner frequency of the PLL is approximately 250 kHz.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Receiver Jitter transfer function	below 250 kHz			0.1	dB
Jitter transfer function roll-off			20		dB per
Note 1: Not tested in production					decade

### RECEIVER SPECIFICATIONS FOR CMI INTERFACE

The following specifications are met with the external components for E4 operation, above, and configured with a 1:1 recommended. The input signal is assumed compliant with ITU-T G.703 and attenuated by the dispersive loss of a cable. The minimum cable loss is 0dB and the maximum is shown in Figure 8.

The "Worst Case" line corresponds to the 01 ITU-T G.703 recommendation. The "Typical" line corresponds to a typical installation referred to in ANSI T1.102-1993. The receiver is tested using the cable model on page n. It is a lumped element approximation of the "Worst Case" line.




Figure 8: Typical and worst-case Cable attenuation

# **APPLICATION INFORMATION**

### **EXTERNAL COMPONENTS:**

COMPONENT	PIN(S)	VALUE	UNITS	TOLERANCE
Reference Resistor	RFO	31.6	kΩ	1%
Filter Capacitor	LF1	150	nF	10%

### TRANSFORMER SPECIFICATIONS:

COMPONENT	VALUE	UNITS	TOLERANCE
Turns Ratio		1:1	3%

Suggested Manufacturer: Pulse, MiniCircuits

### **CRYSTAL SPECIFICATIONS:**

E4 Operation

COMPONENT	VALUE	UNITS	TOLERANCE
Center Frequency	17.408	MHz	
Load Capacitor – XTAL1 to ground; XTAL2 to ground	27	pF	

### **CRYSTAL SPECIFICATIONS:**

OC-3, STM-1, STS-3 Operation

COMPONENT	VALUE	UNITS	TOLERANCE
Center Frequency	19.44	MHz	
Load Capacitor – XTAL1 to ground; XTAL2 to ground	27	pF	

# **APPLICATION INFORMATION** (continued)



FIGURE 9. PECL INTERFACE

### **PECL INTERFACE COMPONENTS:**

COMPONENT		VALUE	UNITS	TOLERANCE
Output Bias Resistor, R <sub>BIAS</sub>	$V_{CC} = 5v$	250	Ω	5%
	$V_{CC} = 3.3V$	140	Ω	5%
Termination Resistor, R <sub>TERM</sub>		100	Ω	5%

When the PECL signals travel one inch or less, lower power operation can be achieved by increasing  $R_{\text{BIAS}}$  and eliminating  $R_{\text{TERM}}$ .





FIGURE 10: RECOMMENDED APPLICATION CIRCUIT, STM-1 COAX SERIAL INTERFACE

21

### **MECHANICAL SPECIFICATIONS**




**64-TQFP Mechanical Specification** 

### PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.



### 64-Pin TQFP (JEDEC LQFP) 78P2253-I64GT

### ORDERING INFORMATION

PART DESCRIPTION	ORDER NUMBER	PACKAGING MARK
78P2253		
64- Pin Thin Quad Flatpack	78P2253-IGT	78P2253-IGT

**Advanced Information:** Indicates a product is either in prototype testing or undergoing design evaluation prior to full production release. Specifications are based on design goals or preliminary evaluation and are not guaranteed. Small quantities are usually available and TDK Semiconductor Corporation should be consulted for current information.

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that you are referencing the most current data sheet before placing orders. To do so, see our web site at http://www.tsc.tdk.com or contact your local TDK Semiconductor representative.

TDK Semiconductor Corporation, 2642 Michelle Drive, Tustin, CA 92780-7019, (714) 508-8800, FAX: (714) 508-8877