


DESCRIPTION

The HY63V16100 is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The HY63V16100 uses sixteen common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using HYUNDAI's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for used in high-density high speed system applications.

FEATURES

- High speed - 20/25/30ns
- Low power consumption
 - HY63V16100S
 - Active : 140mA(Max.)
 - Standby(TTL) : 35mA(Max.)
 - (CMOS) : 1mA(Max.)
 - HY63V16100L
 - Active : 140mA(Max.)
 - Standby(TTL) : 35mA(Max.)
 - (CMOS) : 50µA (Max.)
- Single 3.3V±10% Power Supply
- TTL compatible inputs and outputs
- 400-mil 44-pin plastic SOJ packaging
- 400-mil 44-pin plastic TSOP-II packaging


PIN CONNECTION



PIN DESCRIPTION

A0 - A15	Address Input
I/O1 - I/O16	Data Input/Output
CS	Chip Select Input
WE	Write Enable Input
OE	Output Enable Input
LB, UB	Data Byte Control Input
Vcc	Power(+3.3V)
Vss	Ground
NC	No Connection

BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1DG05-22-MAY95

4675088 0006220 735

209

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
V _{CC} , V _{IN} , V _{OUT}	Power Supply, Input/Output Voltage	-0.3 to 4.6	V
T _A	Operatng Temperature	0 to 70	°C
T _{BIAS}	Temperature Under Bias	-10 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
P _D	Power Dissipation	1.0	W
I _{OUT}	Data Output Current	50	mA
T _{SOLDER}	Lead Soldering Temperature & Time	260 • 10	°C • sec

Note:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied, Exposure to absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED OPERATING TEMPERATURE & SUPPLY VOLTAGE

TEMPERATURE	V _{SS}	V _{CC}
0°C to + 70°C	0V	3.3V ± 10%

RECOMMENDED DC OPERATING CONDITION

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{SS}	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	-	V _{CC} +0.3	V
V _{IL}	Input Low voltage	-0.3	-	0.8	V

■ 4675088 0006221 671 ■

TRUTH TABLE

OE	WE	CS	UB	LB	I/O 1-8	I/O 9-16	MODE
X	X	H	X	X	Hi - Z	Hi - Z	Standby
L	H	L	L	H	Hi - Z	Dout	Upper Byte Read (I/O 9-16)
L	H	L	H	L	Dout	Hi - Z	Lower Byte Read (I/O 1-8)
L	H	L	L	L	Dout	Dout	Word Read (I/O 1-16)
X	L	L	L	L	Din	Din	Word Write (I/O 1-16)
X	L	L	L	H	Hi - Z	Din	Upper Byte Write(I/O9-16)
X	L	L	H	L	Din	Hi - Z	Lower Byte Write(I/O 1-8)
H	H	L	X	X	Hi - Z	Hi - Z	Out disabled
X	X	L	H	H	Hi - Z	Hi - Z	

Note:

1. H=V_{IH}, L=V_{IL}, X=don't care

2. UB, LB(Upper, Lower Byte enable)

These active LOW inputs allow individual bytes to be written or read.

When LB is LOW, data is written or read to the lower byte, I/O 1 -I/O 8.

When UB is LOW, data is written or read to the Upper byte, I/O 9 -I/O 16.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 3.3V±10%)

SYMBOL	PARAMETER	TEST CONDITION	HY63V16100S		HY63V16100L		UNIT
I _{LI}	Input Leakage Current	V _{CC} =MAX., V _{in} =V _{SS} to V _{CC}	-	1	-	1	uA
I _{LO}	Output Leakage Current	V _{CC} =MAX., CS=V _{IH} V _{out} =V _{SS} to V _{CC}	-	1	-	1	uA
V _{OL}	Output Low Voltage	I _{ol} = 2mA, V _{CC} = Min.	-	0.4	-	0.4	V
V _{OH}	Output High Voltage	I _{oh} = -2mA, V _{CC} = Min.	2.4	-	2.4	-	V

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(V_{CC}=3.3V ± 10%, V_{IC}≤0.2V, V_{HC}≥V_{CC}-0.2V)

SYMBOL	PARAMETER	POWER	20,25,30	UNIT
I _{CC}	Dynamic Operating Current I _{I/O} = 0mA, V _{CC} = Max. CS = V _{IL} f = f _{MAX} (2)	S	140/120/100	mA
		L	140/120/100	mA
I _{SB}	Standby Power Supply Current(TTL Level) CS ≥ V _{IH} , V _{in} = V _{IH} or V _{IL} V _{CC} = Max. f = f _{MAX} (2)	S	35	mA
		L	35	mA
I _{SB1}	Full Standby Power Supply Current(CMOS Level) CS ≥ V _{HC} , V _{in} = V _{HC} or V _{LC} V _{CC} = Max., f = 0(2)	S	1	mA
		L	50	uA

Notes:

1. All values are maximum guaranteed values.

2. At f = f_{max} address and data inputs are cycling at the maximum frequency of read cycles of 1/trc.

f = 0 means no input lines change.

4675088 0006222 508

AC CHARACTERISTICS

(TA=0°C to 70°C, VCC=3.3V±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	20		25		30		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE									
1	t _{RC}	Read Cycle Time	20	-	25	-	30	-	ns
2	t _{AA}	Address Access Time	-	20	-	25	-	30	ns
3	t _{ACS}	Chip Select Access Time	-	20	-	25	-	30	ns
4	t _{OE}	Output Enable to Output Valid	-	10	-	13	-	15	ns
5	t _{BA}	UB, LB Access Time	-	10	-	13	-	15	ns
6	t _{CLZ}	Chip Select to Low -Z Output	5	-	5	-	5	-	ns
7	t _{OLZ}	Output Enable to Low-Z Output	5	-	5	-	5	-	ns
8	t _{CHZ}	Chip Disable to High -Z Output	-	10	-	10	-	10	ns
9	t _{OHZ}	Output Disable to High -Z Output	-	10	-	10	-	10	ns
10	t _{OH}	Output Hold from Address Change	5	-	5	-	5	-	ns
WRITE CYCLE									
11	t _{WC}	Write Cycle Time	20	-	25	-	30	-	ns
12	t _{CW}	Chip Select to End of Write	15	-	18	-	20	-	ns
13	t _{AW}	Address Valid to End of Write	15	-	18	-	20	-	ns
14	t _{BW}	UB, LB Valid to End of Write	15	-	18	-	20	-	ns
15	t _{AS}	Address Set-up Time	0	-	0	-	0	-	ns
16	t _{WP}	Write Plus Width	15	-	18	-	20	-	ns
17	t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
18	t _{WHZ}	Write to High-Z Output	0	10	0	10	0	10	ns
19	t _{DW}	Data to Write Time Overlap	12	-	15	-	17	-	ns
20	t _{DH}	Data Hold from Write Time	0	-	0	-	0	-	ns
21	t _{OW}	Output Active from End of Write	5	-	5	-	5	-	ns

4675088 0006223 444

CAPACITANCE⁽¹⁾

(Temp=25°C, f=1.0MHz)

SYMBOL	PARAMETER	MAX.	UNIT
CIN	Input Capacitance(Add., CS, WE, OE, UB, LB)	6	pF
COUT	Output Capacitance(I/O)	10	pF

Notes:

1. This parameter is determined by device characterization but is not production tested.

AC TEST CONDITIONS

- Input pulse levels Vss to 2.8V
- Input rise and fall times 3ns
- Input timing reference levels 1.4V
- Output reference levels 1.4V
- Output load See figures 1 and 2




Figure 1
Output Load Equivalent





Figure 2
(for tCHZ, tCLZ, tOHZ, tOLZ, tWHZ & tOW)


4675088 0006224 380

TIMING DIAGRAMS


READ CYCLE 1 NOTE 1



READ CYCLE 2 NOTE 1,2,4




4675088 0006225 217

READ CYCLE 3 NOTE 1,3,4**Notes:**

1. \overline{WE} is high for Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{il}$
3. Address valid prior to or coincident with \overline{CS} transition low
4. $\overline{OE} = V_{il}$
5. Transition is measured + 500mV from steady state voltage.
This parameter is sampled and not 100% tested.


■ 4675088 0006226 153 ■

WRITE CYCLE 1



4675088 0006227 09T

WRITE CYCLE 2 NOTE 5



Notes:


1. A write occurs during the overlap(t_{WP}) of a low \overline{CS} and low \overline{WE} .
2. t_{WR} is measured from the earlier of \overline{CS} , \overline{LB} , \overline{UB} , or \overline{WE} going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
4. If the \overline{CS} , \overline{LB} , \overline{UB} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition. Outputs remain in a high impedance state.
5. \overline{OE} is continuously low($OE=V_{il}$)
6. Q(data out) is the same phase of write data of this write cycle.
7. Q(data out) is the read data of next address.
8. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured +500mV from steady state. This parameter is sampled and not 100% tested.

4675088 0006228 T26

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VDR	Vcc for Retention Current	$\overline{CS} \geq V_{CC}-0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$	2	-	-	V
ICCDR	Data Retention Current	$\overline{CS} \geq V_{CC}-0.2V$ $V_{CC}=2V$ $V_{in} \geq V_{CC}-0.2$ or $\leq 0.2V$ $V_{CC}=3V$	-	-	50 70	μA
ICDR	Chip Deselect to Data Retention Time	See Data Retention Timing Diagram	0	-	-	ns
tR	Operation Recovery Time		tRC	-	-	ns


DATA RETENTION TIMING DIAGRAM1.




4675088 0006229 962

PACKAGE INFORMATION

400 mil 44 pin Small Outline J-form Package (J)



400 mil 44 pin Thin Small Outline Package (T2)



4675088 0006230 684

ORDERING INFORMATION

PART NO.	SPEED	POWER	PACKAGE
HY63V16100AJ	20/25/30		44pin SOJ
HY63V16100ALJ	20/25/30	L-Part	44pin SOJ
HY63V16100AT2	20/25/30		44pin TSOP-II
HY63V16100ALT2	20/25/30	L-Part	44pin TSOP-II
HY63V16100AR2	20/25/30		44pin TSOP-II(R)
HY63V16100ALR2	20/25/30	L-Part	44pin TSOP-II(R)

■ 4675088 0006231 510 ■