


### DESCRIPTION

The HY6316100 is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The HY6316100 uses sixteen common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using HYUNDAI's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for used in high-density high speed system applications.


### FEATURES

- High speed - 15/17/20/25ns
- Low power consumption
  - HY6316100S
    - Active : 260mA(Max.)
    - Standby(TTL) : 50mA(Max.)
    - (CMOS) : 2mA(Max.)
  - HY6316100L
    - Active : 260mA(Max.)
    - Standby(TTL) : 50mA(Max.)
    - (CMOS) : 100µA (Max.)
- Single 5V±10% Power Supply
- TTL compatible inputs and outputs
- 400-mil 44-pin plastic SOJ packaging
- 400-mil 44-pin plastic TSOP-II packaging

### PIN CONNECTION



### BLOCK DIAGRAM



### PIN DESCRIPTION

A0 - A15	Address Input
I/O1 - I/O16	Data Input/Output
CS	Chip Select Input
WE	Write Enable Input
OE	Output Enable Input
LB, UB	Data Byte Control Input
Vcc	Power(+5V)
Vss	Ground
NC	No Connection

This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1DG04-22-MAY95

4675088 0006208 138

197

**ABSOLUTE MAXIMUM RATING (1)**

SYMBOL	PARAMETER	RATING	UNIT
VCC, VIN, VOUT	Power supply, Input/Output Voltage	-0.5 to 7.0	V
TA	Operating Temperature	0 to 70	°C
TBIAS	Temperature Under Bias	-10 to 125	°C
TSTG	Storage Temperature	-65 to 150	°C
PD	Power Dissipation	1.0	W
IOUT	Data Output Current	50	mA
TSOLDER	Lead Soldering Temperature & Time	260 ± 10	°C • sec

Note:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE & SUPPLY VOLTAGE**

TEMPERATURE	Vss	Vcc
0°C to + 70°C	0V	5.0V ± 10%

**RECOMMENDED DC OPERATING CONDITION**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	Supply Voltage	4.5	5.0	5.5	V
Vss	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	-	5.5	V
VIL	Input Low voltage	-0.5	-	0.8	V

■ 4675088 0006209 074 ■

**TRUTH TABLE**

OE	WE	CS	UB	LB	I/O 1-8	I/O 9-16	MODE
X	X	H	X	X	Hi - Z	Hi - Z	Standby
L	H	L	L	H	Hi - Z	Dout	Upper Byte Read (I/O 9-16)
L	H	L	H	L	Dout	Hi - Z	Lower Byte Read (I/O 1-8)
L	H	L	L	L	Dout	Dout	Word Read ( I/O 1-16)
X	L	L	L	L	Din	Din	Word Write (I/O 1-16)
X	L	L	L	H	Hi - Z	Din	Upper Byte Write(I/O 9-16)
X	L	L	H	L	Din	Hi - Z	Lower Byte Write(I/O 1-8)
H	H	L	X	X	Hi - Z	Hi - Z	Out disabled
X	X	L	H	H	Hi - Z	Hi - Z	

Note:

1. H=V<sub>IH</sub>, L=V<sub>IL</sub>, X=don't care

2. UB, LB(Upper, Lower Byte enable)

These active LOW inputs allow individual bytes to be written or read.

When LB is LOW, data is written or read to the lower byte, I/O 1 -I/O 8.

When UB is LOW, data is written or read to the Upper byte, I/O 9 -I/O 16.

**DC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 5.0V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	HY6316100S		HY6316100L		UNIT
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> =MAX., V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-	2	-	2	uA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> =MAX., CS=V <sub>IH</sub> V <sub>OUT</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-	2	-	2	uA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	-	0.4	-	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	-	2.4	-	V

**DC ELECTRICAL CHARACTERISTICS (1)**

(V<sub>CC</sub>=5.0V±10%, V<sub>IC</sub>≤0.2V, V<sub>HC</sub>≥V<sub>CC</sub>-0.2V)

SYMBOL	PARAMETER	POWER	15, 17, 20, 25		UNIT
I <sub>CC</sub>	Dynamic Operating Current CS = V <sub>IL</sub> I <sub>I/O</sub> = 0mA, V <sub>CC</sub> = Max. f = f <sub>MAX</sub> ( <sup>2</sup> )	S	260/260/230/200		mA
		L	260/260/230/200		mA
I <sub>SB</sub>	Standby Power Supply Current(TTL Level) CS ≥ V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Max. f = f <sub>MAX</sub> ( <sup>2</sup> )	S	50		mA
		L	50		mA
I <sub>SB1</sub>	Full Standby Power Supply Current(CMOS Level) CS ≥ V <sub>HC</sub> , V <sub>IN</sub> = V <sub>HC</sub> or V <sub>LC</sub> V <sub>CC</sub> = Max., f = 0( <sup>2</sup> )	S	2		mA
		L	100		uA

Notes:

1. All values are maximum guaranteed values.

2. At f = f<sub>max</sub> address and data inputs are cycling at the maximum frequency of read cycles of 1/trc.

f = 0 means no input lines change.

**AC CHARACTERISTICS**

(TA=0°C to 70°C, Vcc=5V ±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	15		17		20		25		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>											
1	trc	Read Cycle Time	15	-	17	-	20	-	25	-	ns
2	tAA	Address Access Time	-	15	-	17	-	20	-	25	ns
3	tACS	Chip Select Access Time	-	15	-	17	-	20	-	25	ns
4	toE	Output Enable to Output Valid	-	8	-	9	-	10	-	12	ns
5	tBA	UB, LB Access Time	-	8	-	9	-	10	-	12	ns
6	tCLZ	Chip Select to Low -Z Output	3	-	3	-	3	-	3	-	ns
7	tOLZ	Output Enable to Low-Z Output	3	-	3	-	3	-	3	-	ns
8	tCHZ	Chip Disable to High -Z Output	-	8	-	8	-	8	-	8	ns
9	tOHZ	Output Disable to High -Z Output	-	8	-	8	-	10	-	10	ns
10	toH	Output Hold from Address Change	3	-	3	-	3	-	3	-	ns
<b>WRITE CYCLE</b>											
11	tWC	Write Cycle Time	15	-	17	-	20	-	25	-	ns
12	tcW	Chip Select to End of Write	11	-	12	-	13	-	15	-	ns
13	tAW	Address Valid to End of Write	11	-	12	-	13	-	15	-	ns
14	tbW	UB, LB Valid to End of Write	11	-	12	-	13	-	15	-	ns
15	tAS	Address Set-up Time	0	-	0	-	0	-	0	-	ns
16	tWP	Write Plus Width	11	-	12	-	13	-	15	-	ns
17	tWR	Write Recovery Time	0	-	0	-	0	-	0	-	ns
18	tWHZ	Write to High-Z Output	0	8	0	8	0	10	0	15	ns
19	tdW	Data to Write Time Overlap	8	-	10	-	10	-	15	-	ns
20	tdH	Data Hold from Write Time	0	-	0	-	0	-	0	-	ns
21	tOW	Output Active from End of Write	3	-	3	-	3	-	3	-	ns

**CAPACITANCE (1)**

(Temp = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	MAX.	UNIT
CIN	Input Capacitance(Add., CS, WE, OE, UB, LB)	6	pF
COUT	Output Capacitance(I/O)	10	pF

Notes:

1. This parameter is determined by device characterization but is not production tested.

**AC TEST CONDITIONS**

Input pulse levels ..... VSS to 3.0V  
 Input rise and fall times ..... 3ns  
 Input timing reference levels ..... 1.5V  
 Output reference levels ..... 1.5V  
 Output load ..... See figures 1 and 2




Figure 1  
Output Load Equivalent





Figure 2  
(for tCHZ, tCLZ, tOHZ, tOLZ, tWHZ & tOW)


4675088 0006212 669

**TIMING DIAGRAMS**

**READ CYCLE 1** NOTE 1




**READ CYCLE 2** NOTE 1.2.4



4675088 0006213 5T5

**READ CYCLE 3** NOTE 1,3,4




**Notes:**

1.  $\overline{WE}$  is high for Read Cycle.
2. Device is continuously selected.  $\overline{CS} = V_{il}$
3. Address valid prior to or coincident with  $\overline{CS}$  transition low
4.  $\overline{OE} = V_{il}$
5. Transition is measured + 500mV from steady state voltage.  
This parameter is sampled and not 100% tested.

4675088 0006214 431


**WRITE CYCLE 1**



4675088 0006215 378



**WRITE CYCLE 2** NOTE 5



**Notes:**


1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and low  $\overline{WE}$ .
2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , or  $\overline{WE}$  going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
4. If the  $\overline{CS}$ ,  $\overline{LB}$ ,  $\overline{UB}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition. Outputs remain in a high impedance state.
5.  $\overline{OE}$  is continuously low ( $\overline{OE}=V_{il}$ )
6. Q(data out) is the same phase of write data of this write cycle.
7. Q(data out) is the read data of next address.
8. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured +500mV from steady state. This parameter is sampled and not 100% tested.

4675088 0006216 204

**DATA RETENTION ELECTRICAL CHARACTERISTICS** (L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VDR	VCC for Retention Current	$\overline{CS} \geq V_{CC} - 0.2V, V_{SS} \leq V_{IN} \leq V_{CC}$	2	-	-	V
ICCDR	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2V, V_{CC} = 2V$ $V_{IN} \geq V_{CC} - 0.2$ or $\leq 0.2V, V_{CC} = 3V$	-	-	50 70	$\mu A$
tCDR	Chip Deselect to Data Retention Time	See the Data Retention Timing Diagram	0	-	-	ns
tIR	Operation Recovery Time		tRC	-	-	ns


**DATA RETENTION TIMING DIAGRAM 1.**




■ 4675088 0006217 140 ■

**PACKAGE INFORMATION**

**400 mil 44 pin Small Outline J-form Package (J)**



**400 mil 44 pin Thin Small Outline Package (T2)**



4675088 0006218 087

**ORDERING INFORMATION**

<b>PART NO.</b>	<b>SPEED</b>	<b>POWER</b>	<b>PACKAGE</b>
HY6316100AJ	15/17/20/25		44pin SOJ
HY6316100ALJ	15/17/20/25	L-Part	44pin SOJ
HY6316100AT2	15/17/20/25		44pin TSOP-II
HY6316100ALT2	15/17/20/25	L-Part	44pin TSOP-II
HY6316100AR2	15/17/20/25		44pin TSOP-II(R)
HY6316100ALR2	15/17/20/25	L-Part	44pin TSOP-II(R)