

### 3.3 V 8M × 64-Bit 1 Bank SDRAM Module 168-pin Unbuffered DIMM Modules

- 168 Pin unbuffered 8 Byte Dual-In-Line SDRAM Modules for PC main memory applications
- PC100 and PC133 versions
- One bank 8M × 64 organization
- Optimized for byte-write non-parity applications
- JEDEC standard Synchronous DRAMs (SDRAM)
- Fully PC board layout compatible to INTEL's latest module specification
- SDRAM Performance:

|          |                        | -7.5  | -8    | Unit |
|----------|------------------------|-------|-------|------|
|          |                        | PC133 | PC100 |      |
| $f_{CK}$ | Clock Frequency (max.) | 133   | 100   | MHz  |
| $t_{AC}$ | Clock Access Time      | 5.4   | 6     | ns   |

- Programmed Latencies:

| Product Speed |       | CL | $t_{RCD}$ | $t_{RP}$ |
|---------------|-------|----|-----------|----------|
| -7.5          | PC133 | 3  | 3         | 3        |
| -8            | PC100 | 2  | 2         | 2        |

- Single 3.3 V ( $\pm 0.3$  V) power supply
- Programmable  $\overline{CAS}$  Latency, Burst Length, and Wrap Sequence (Sequential & Interleave)
- Auto Refresh (CBR) and Self Refresh
- Decoupling capacitors mounted on substrate
- All inputs and outputs are LVTTTL compatible
- Serial Presence Detect with E<sup>2</sup>PROM
- Utilizes four 8M × 16 SDRAMs in TSOPII-54 packages with 4096 refresh cycles every 64 ms
- 133.35 mm × 29.31 mm × 4.00 mm card size with gold contact pads

The HYS 64V8301 is an industry standard 168-pin 8-byte Dual in-line Memory Module (DIMM) which is organized as 8M × 64 in an one bank high speed memory arrays designed with 128 Mbit Synchronous DRAMs for non-parity applications. The DIMMs use -7.5 speed sorted 4M × 16 SDRAM devices in TSOP54 packages to meet the PC133-333 requirements and -8 parts for the standard PC100 applications. Decoupling capacitors are mounted on the PC board. The PC board design is according to INTEL's module specification.

The DIMMs have a serial presence detect, implemented with a serial E2PROM using the 2-pin I<sup>2</sup>C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes are available to the end user.

All Infineon 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 133.35 mm long footprint.,

**Ordering Information**

| Type                | Code          | Package      | Description                         | Module Height |
|---------------------|---------------|--------------|-------------------------------------|---------------|
| HYS 64V8301GU-7.5-C | PC133-333-520 | L-DIM-168-32 | 133 MHz 4M × 64 1 bank SDRAM module | 1.15"         |
| HYS 64V8301GU-8-C   | PC100-222-620 | L-DIM-168-32 | 100 MHz 4M × 64 1 bank SDRAM module | 1.15"         |

*Note: All part numbers end with a place code (not shown), designating the die revision. Consult factory for current revision. Example: HYS64V4300GU-8-C, indicating Rev.C dies are used for SDRAM components.*

**Pin Definitions and Functions**

|                  |   |                                   |                                  |
|------------------|---|-----------------------------------|----------------------------------|
| A0 - A11         | Address Inputs (RA0 ~ RA11 / CA0 ~ CA7, CA10) | CLK0 - CLK3                       | Clock Input                      |
| BA0, BA1         | Bank Select                                   | DQMB0 - DQMB7                     | Data Mask                        |
| DQ0 - DQ63       | Data Input/Output                             | $\overline{CS0} - \overline{CS3}$ | Chip Select                      |
| CB0 - CB7        | Check Bits (x72 organization only)            | $V_{DD}$                          | Power (+ 3.3 V)                  |
| $\overline{RAS}$ | Row Address Strobe                            | $V_{SS}$                          | Ground                           |
| $\overline{CAS}$ | Column Address Strobe                         | SCL                               | Clock for Presence Detect        |
| $\overline{WE}$  | Read/Write Input                              | SDA                               | Serial Data Out for Pres. Detect |
| CKE0, CKE1       | Clock Enable                                  | N.C./DU                           | No Connection                    |


**Address Format**

|         | Part Number   | Rows | Columns | Bank Select | Refresh | Period | Interval |
|---------|---------------|------|---------|-------------|---------|--------|----------|
| 8M × 64 | HYS 64V8301GU | 12   | 9       | 2           | 4k      | 64 ms  | 15.6 μs  |

**Pin Configuration**

| <b>PIN#</b> | <b>Symbol</b>   | <b>PIN#</b> | <b>Symbol</b>   | <b>PIN#</b> | <b>Symbol</b>   | <b>PIN#</b> | <b>Symbol</b>   |
|-------------|-----------------|-------------|-----------------|-------------|-----------------|-------------|-----------------|
| 1           | V <sub>SS</sub> | 43          | V <sub>SS</sub> | 85          | V <sub>SS</sub> | 127         | V <sub>SS</sub> |
| 2           | DQ0             | 44          | DU              | 86          | DQ32            | 128         | CKE0            |
| 3           | DQ1             | 45          | CS2             | 87          | DQ33            | 129         | CS3             |
| 4           | DQ2             | 46          | DQMB2           | 88          | DQ34            | 130         | DQMB6           |
| 5           | DQ3             | 47          | DQMB3           | 89          | DQ35            | 131         | DQMB7           |
| 6           | V <sub>DD</sub> | 48          | DU              | 90          | V <sub>DD</sub> | 132         | N.C.            |
| 7           | DQ4             | 49          | V <sub>DD</sub> | 91          | DQ36            | 133         | V <sub>DD</sub> |
| 8           | DQ5             | 50          | N.C.            | 92          | DQ37            | 134         | N.C.            |
| 9           | DQ6             | 51          | N.C.            | 93          | DQ38            | 135         | N.C.            |
| 10          | DQ7             | 52          | N.C.            | 94          | DQ39            | 136         | CB6             |
| 11          | DQ8             | 53          | N.C.            | 95          | DQ40            | 137         | CB7             |
| 12          | V <sub>SS</sub> | 54          | V <sub>SS</sub> | 96          | V <sub>SS</sub> | 138         | V <sub>SS</sub> |
| 13          | DQ9             | 55          | DQ16            | 97          | DQ41            | 139         | DQ48            |
| 14          | DQ10            | 56          | DQ17            | 98          | DQ42            | 140         | DQ49            |
| 15          | DQ11            | 57          | DQ18            | 99          | DQ43            | 141         | DQ50            |
| 16          | DQ12            | 58          | DQ19            | 100         | DQ44            | 142         | DQ51            |
| 17          | DQ13            | 59          | V <sub>DD</sub> | 101         | DQ45            | 143         | V <sub>DD</sub> |
| 18          | V <sub>DD</sub> | 60          | DQ20            | 102         | V <sub>DD</sub> | 144         | DQ52            |
| 19          | DQ14            | 61          | N.C.            | 103         | DQ46            | 145         | N.C.            |
| 20          | DQ15            | 62          | DU              | 104         | DQ47            | 146         | DU              |
| 21          | N.C.            | 63          | CKE1            | 105         | N.C.            | 147         | N.C.            |
| 22          | N.C.            | 64          | V <sub>SS</sub> | 106         | N.C.            | 148         | V <sub>SS</sub> |
| 23          | V <sub>SS</sub> | 65          | DQ21            | 107         | V <sub>SS</sub> | 149         | DQ53            |
| 24          | N.C.            | 66          | DQ22            | 108         | N.C.            | 150         | DQ54            |
| 25          | N.C.            | 67          | DQ23            | 109         | N.C.            | 151         | DQ55            |
| 26          | V <sub>DD</sub> | 68          | V <sub>SS</sub> | 110         | V <sub>DD</sub> | 152         | V <sub>SS</sub> |
| 27          | WE              | 69          | DQ24            | 111         | CAS             | 153         | DQ56            |
| 28          | DQMB0           | 70          | DQ25            | 112         | DQMB4           | 154         | DQ57            |
| 29          | DQMB1           | 71          | DQ26            | 113         | DQMB5           | 155         | DQ58            |
| 30          | CS0             | 72          | DQ27            | 114         | CS1             | 156         | DQ59            |
| 31          | DU              | 73          | V <sub>DD</sub> | 115         | RAS             | 157         | V <sub>DD</sub> |
| 32          | V <sub>SS</sub> | 74          | DQ28            | 116         | V <sub>SS</sub> | 158         | DQ60            |
| 33          | A0              | 75          | DQ29            | 117         | A1              | 159         | DQ61            |
| 34          | A2              | 76          | DQ30            | 118         | A3              | 160         | DQ62            |
| 35          | A4              | 77          | DQ31            | 119         | A5              | 161         | DQ63            |
| 36          | A6              | 78          | V <sub>SS</sub> | 120         | A7              | 162         | V <sub>SS</sub> |
| 37          | A8              | 79          | CLK2            | 121         | A9              | 163         | CLK3            |
| 38          | A10             | 80          | N.C.            | 122         | BA0             | 164         | N.C.            |
| 39          | BA1             | 81          | WP              | 123         | A11             | 165         | SA0             |
| 40          | V <sub>DD</sub> | 82          | SDA             | 124         | V <sub>DD</sub> | 166         | SA1             |
| 41          | V <sub>DD</sub> | 83          | SCL             | 125         | CLK1            | 167         | SA2             |
| 42          | CLK0            | 84          | V <sub>DD</sub> | 126         | N.C.            | 168         | V <sub>DD</sub> |

**Functional Block Diagrams**



**Block Diagram: 4M × 64 One Bank SDRAM DIMM Modules (HYS 64V4300GU)**

**DC Characteristics**
 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}; V_{SS} = 0 \text{ V}; V_{DD}; V_{DDQ} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 

| Parameter  | Symbol     | Limit Values |                | Unit          |
|--|------------|--------------|----------------|---------------|
|  |            | min.         | max.           |               |
| Input High Voltage   | $V_{IH}$   | 2.0          | $V_{DD} + 0.3$ | V             |
| Input Low Voltage  | $V_{IL}$   | - 0.5        | 0.8            | V             |
| Output High Voltage ( $I_{OUT} = - 4.0 \text{ mA}$ )   | $V_{OH}$   | 2.4          | -              | V             |
| Output Low Voltage ( $I_{OUT} = 4.0 \text{ mA}$ )  | $V_{OL}$   | -            | 0.4            | V             |
| Input Leakage Current, any input<br>( $0 \text{ V} < V_{IN} < 3.6 \text{ V}$ , all other inputs = 0 V) | $I_{I(L)}$ | - 10         | 10             | $\mu\text{A}$ |
| Output Leakage Current<br>(DQ is disabled, $0 \text{ V} < V_{OUT} < V_{DD}$ )                          | $I_{O(L)}$ | - 10         | 10             | $\mu\text{A}$ |

**Capacitance**
 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}; V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, f = 1 \text{ MHz}$ 

| Parameter   | Symbol    | Limit Values | Unit |
|---|-----------|--------------|------|
|   |           | max.         |      |
| Input Capacitance (A0 - A11, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ ) | $C_{I1}$  | 35           | pF   |
| Input Capacitance ( $\overline{\text{CS0}}$ , $\overline{\text{CS2}}$ )                                   | $C_{I2}$  | 25           | pF   |
| Input Capacitance (CLK0 - CLK3)   | $C_{ICL}$ | 35           | pF   |
| Input Capacitance (CKE0)  | $C_{I3}$  | 30           | pF   |
| Input Capacitance (DQMB0 - DQMB7)   | $C_{I4}$  | 13           | pF   |
| Input /Output Capacitance (DQ0 - DQ63, CB0 - CB7)   | $C_{IO}$  | 10           | pF   |
| Input Capacitance (SCL, SA0-2)  | $C_{SC}$  | 8            | pF   |
| Input /Output Capacitance   | $C_{SD}$  | 8            | pF   |

**Operating Currents** <sup>1</sup>
 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}$ ,  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 

(Recommended Operating Conditions unless otherwise noted)

| Parameter  | Test Condition             | Symbol      | -7.5 | -8  | Unit | Note             |
|--|----------------------------|-------------|------|-----|------|------------------|
|  |                            |             | max. |     |      |                  |
| Operating current<br>$t_{RC} = t_{RC(MIN.)}$ , $t_{CK} = t_{CK(MIN.)}$<br>Outputs open, Burst Length = 4, CL=3<br>All banks operated in random access,<br>all banks operated in ping-pong<br>manner to maximize gapless data<br>access | –                          | $I_{CC1}$   | 150  | 140 | mA   | <sup>1)</sup>    |
| Precharge standby current<br>in Power Down Mode<br>$\overline{CS} = V_{IH(MIN.)}$ , $CKE \leq V_{IL(MAX.)}$  | $t_{CK} = \text{min}$      | $I_{CC2P}$  | 2    | 2   | mA   | <sup>1)</sup>    |
|  | $t_{CK} = \text{infinity}$ | $I_{CC2PS}$ | 1    | 1   | mA   | <sup>1)</sup>    |
| Precharge stand-by current<br>in Non Power Down Mode<br>$\overline{CS} = V_{IH(MIN.)}$ , $CKE \geq V_{IH(MIN.)}$   | $t_{CK} = \text{min}$      | $I_{CC2N}$  | 40   | 35  | mA   | <sup>1)</sup>    |
|  | $t_{CK} = \text{infinity}$ | $I_{CC2NS}$ | 5    | 5   | mA   | <sup>1)</sup>    |
| No operating current<br>$t_{CK} = \text{min.}$ , $\overline{CS} = V_{IH(MIN.)}$ ,<br>active state (max. 4 banks)   | $CKE \geq V_{IH(MIN.)}$    | $I_{CC3N}$  | 50   | 45  | mA   | <sup>1)</sup>    |
|  | $CKE \leq V_{IL(MAX.)}$    | $I_{CC3P}$  | 10   | 10  | mA   | <sup>1)</sup>    |
| Burst Operating Current<br>$t_{CK} = \text{min}$<br>Read command cycling   | –                          | $I_{CC4}$   | 150  | 140 | mA   | <sup>1, 2)</sup> |
| Auto Refresh Current<br>$t_{CK} = \text{min}$<br>Auto Refresh command cycling  | –                          | $I_{CC5}$   | 180  | 170 | mA   | <sup>1)</sup>    |
| Self Refresh Current<br>Self Refresh Mode<br>$CKE = 0.2 \text{ V}$   |                            | $I_{CC6}$   | 1.5  | 1.5 | mA   | <sup>1)</sup>    |

**AC Characteristics** <sup>3,4</sup>
 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}; V_{SS} = 0 \text{ V}; V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, t_T = 1 \text{ ns}$ 

| Parameter | Symbol | Limit Values      |      |                 |      | Unit | Note |
|-----------|--------|-------------------|------|-----------------|------|------|------|
|           |        | -7.5<br>PC133-333 |      | -8<br>PC100-222 |      |      |      |
|           |        | min.              | max. | min.            | max. |      |      |

**Clock and Access Time**

|                        |          |     |     |    |     |     |        |
|------------------------|----------|-----|-----|----|-----|-----|--------|
| Clock Cycle Time       | $t_{CK}$ |     |     |    |     |     |        |
| CAS Latency = 3        |          | 7.5 | –   | 10 | –   | ns  | –      |
| CAS Latency = 2        |          | 10  | –   | 10 | –   | ns  | –      |
| System Frequency       | $f_{CK}$ |     |     |    |     |     |        |
| CAS Latency = 3        |          | –   | 133 | –  | 100 | MHz | –      |
| CAS Latency = 2        |          | –   | 100 | –  | 100 | MHz | –      |
| Access Time from Clock | $t_{AC}$ |     |     |    |     |     |        |
| CAS Latency = 3        |          | –   | 5.4 | –  | 6   | ns  | 4), 5) |
| CAS Latency = 2        |          | –   | 6   | –  | 6   | ns  |        |
| Clock High Pulse Width | $t_{CH}$ | 2.5 | –   | 3  | –   | ns  | 6)     |
| Clock Low Pulse Width  | $t_{CL}$ | 2.5 | –   | 3  | –   | ns  | 6)     |

**Setup and Hold Parameters**

|                                 |           |     |   |   |   |     |    |
|---------------------------------|-----------|-----|---|---|---|-----|----|
| Input Setup Time                | $t_{CS}$  | 1.5 | – | 2 | – | ns  | 7) |
| Input Hold Time                 | $t_{CH}$  | 0.8 | – | 1 | – | ns  | 7) |
| Power Down mode Entry Time      | $t_{SB}$  | –   | 1 | – | 1 | CLK | 8) |
| Power Down Mode Exit Setup Time | $t_{PDE}$ | 1   | – | 1 | – | CLK | 9) |
| Mode Register Setup Time        | $t_{ESC}$ | 2   | – | 2 | – | CLK |    |
| Transition Time                 | $t_T$     | 1   | – | 1 | – | ns  | –  |

**Common Parameters**

|                                   |           |      |      |    |      |     |   |
|-----------------------------------|-----------|------|------|----|------|-----|---|
| RAS to CAS Delay                  | $t_{RCD}$ | 20   | –    | 20 | –    | ns  | – |
| Precharge Time                    | $t_{RP}$  | 20   | –    | 20 | –    | ns  | – |
| Active Command Period             | $t_{RAS}$ | 45   | 100k | 50 | 100k | ns  | – |
| Cycle Time                        | $t_{RC}$  | 67.5 | –    | 70 | –    | ns  | – |
| Bank to Bank Delay Time           | $t_{RRD}$ | 15   | –    | 16 | –    | ns  | – |
| CAS to CAS Delay Time (same bank) | $t_{CCD}$ | 1    | –    | 1  | –    | CLK | – |

**AC Characteristics (cont'd)<sup>3,4</sup>**
 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}; V_{SS} = 0 \text{ V}; V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, t_T = 1 \text{ ns}$ 

| Parameter | Symbol | Limit Values      |      |                 |      | Unit | Note |
|-----------|--------|-------------------|------|-----------------|------|------|------|
|           |        | -7.5<br>PC133-333 |      | -8<br>PC100-222 |      |      |      |
|           |        | min.              | max. | min.            | max. |      |      |

**Refresh Cycle**

|                              |            |   |    |   |    |     |                |
|------------------------------|------------|---|----|---|----|-----|----------------|
| Refresh Period (4096 cycles) | $t_{REF}$  | – | 64 | – | 64 | ms  | <sup>8)</sup>  |
| Self Refresh Exit Time       | $t_{SREX}$ | 1 | –  | 1 | –  | CLK | <sup>10)</sup> |

**Read Cycle**

|                                 |           |   |   |   |   |     |                |
|---------------------------------|-----------|---|---|---|---|-----|----------------|
| Data Out Hold Time              | $t_{OH}$  | 3 | – | 3 | – | ns  | <sup>4)</sup>  |
| Data Out to Low Impedance Time  | $t_{LZ}$  | 0 | – | 0 | – | ns  | –              |
| Data Out to High Impedance Time | $t_{HZ}$  | 3 | 7 | 3 | 8 | ns  | <sup>11)</sup> |
| DQM Data Out Disable Latency    | $t_{DQZ}$ | – | 2 | – | 2 | CLK | –              |

**Write Cycle**


|   |           |   |   |   |   |     |   |
|---|-----------|---|---|---|---|-----|---|
| Data Input to Precharge<br>(write recovery) | $t_{WR}$  | 2 | – | 2 | – | CLK | – |
| DQM Write Mask Latency                      | $t_{DQW}$ | 0 | – | 0 | – | CLK | – |

**Notes**

1. These parameters depend on the cycle rate. These values are measured at 133 MHz for -7.5 and at 100 MHz for -8 modules. Input signals are changed once during  $t_{CK}$ , excepts for  $I_{CC6}$  and for stand-by currents when  $t_{CK} = \text{infinity}$ . All values are shown per memory component.
2. These parameters are measured with continuous data stream during read access and all DQ toggling. CL = 3 and BL = 4 are assumed and the  $V_{DDQ}$  current is excluded.
3. All AC characteristics are shown for device level.  
An initial pause of 100  $\mu\text{s}$  is required after power-up. Then a Precharge All Banks command must be given followed by eight Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
4. AC timing tests have  $V_{IL} = 0.4 \text{ V}$  and  $V_{IH} = 2.4 \text{ V}$  with the timing referenced to the 1.4 V crossover point. The transition time is measured between  $V_{IH}$  and  $V_{IL}$ . All AC measurements assume  $t_T = 1 \text{ ns}$  with the AC output load circuit shown in Figure below. Specified  $t_{AC}$  and  $t_{OH}$  parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V/ns edge rate between 0.8 V and 2.0 V.
5. If clock rising time is longer than 1 ns, a time  $(t_T/2 - 0.5) \text{ ns}$  must be added to this parameter.
6. Rated at 1.4 V.
7. If  $t_T$  is longer than 1 ns, a time  $(t_T - 1) \text{ ns}$  must be added to this parameter.



8. Whenever the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to “wake-up” the device.
9. Timing is asynchronous. If setup time is not met by rising edge of the clock then the CKE signal is assumed latched on the next cycle.
10. Self Refresh Exit is a synchronous operation and begins on the second positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to  $t_{RC}$  is satisfied after the Self Refresh Exit command is registered.
11. This is referenced to the time at which the output achieved the open circuit condition, not to output voltage levels.



A serial presence detect storage device - E<sup>2</sup>PROM - is assembled onto the module. Information about the module configuration, speed, etc. is written into the E<sup>2</sup>PROM device during module production using a serial presence detect protocol (I<sup>2</sup>C synchronous 2-wire bus).

**SPD-Table**

| Byte# | Description   | SPD Entry Value                    | Hex             |               |
|-------|---|------------------------------------|-----------------|---------------|
|       |   |                                    | 8M × 64<br>-7.5 | 8M × 64<br>-8 |
| 0     | Number of SPD bytes   | 128                                | 80              | 80            |
| 1     | Total Bytes in Serial PD                                      | 256                                | 08              | 08            |
| 2     | Memory Type   | SDRAM                              | 04              | 04            |
| 3     | Number of Row Addresses (without BS bits)                     | 12                                 | 0C              | 0C            |
| 4     | Number of Column Addresses<br>(for 16 SDRAM)                  | 9                                  | 09              | 09            |
| 5     | Number of DIMM Banks  | 1                                  | 01              | 01            |
| 6     | Module Data Width   | 64                                 | 40              | 40            |
| 7     | Module Data Width (cont'd)                                    | 0                                  | 00              | 00            |
| 8     | Module Interface Levels                                       | LVTTL                              | 01              | 01            |
| 9     | SDRAM Cycle Time at CL = 3                                    | 7.5/10.0 ns                        | 75              | A0            |
| 10    | SDRAM Access Time from Clock at CL = 3                        | 5.4/6.0 ns                         | 54              | 60            |
| 11    | DIMM Config (Error Det/Corr.)                                 | none                               | 00              | 00            |
| 12    | Refresh Rate/Type   | Self-Refresh, 15.6 μs              | 80              | 80            |
| 13    | SDRAM Width, Primary  | x16                                | 10              | 10            |
| 14    | Error Checking SDRAM Data Width                               | n/a                                | 00              | 00            |
| 15    | Minimum Clock Delay for Back-to-Back<br>Random Column Address | $t_{CCD} = 1 \text{ CLK}$          | 01              | 01            |
| 16    | Burst Length Supported  | 1, 2, 4, & 8                       | 0F              | 0F            |
| 17    | Number of SDRAM Banks   | 4                                  | 04              | 04            |
| 18    | Supported $\overline{\text{CAS}}$ Latencies                   | CL = 2 & 3                         | 06              | 06            |
| 19    | $\overline{\text{CS}}$ Latencies                              | $\overline{\text{CS}}$ latency = 0 | 01              | 01            |
| 20    | $\overline{\text{WE}}$ Latencies                              | WL = 0                             | 01              | 01            |
| 21    | SDRAM DIMM Module Attributes                                  | non buffered/non reg.              | 00              | 00            |
| 22    | SDRAM Device Attributes: General                              | $V_{DD}$ tol. ± 10%                | 0E              | 0E            |

**SPD-Table** (cont'd)

| Byte#  | Description   | SPD Entry Value | Hex             |               |
|--------|---|-----------------|-----------------|---------------|
|        |   |                 | 4M × 64<br>-7.5 | 4M × 64<br>-8 |
| 23     | Minimum Clock Cycle Time at<br>CAS Latency = 2                        | 10.0 ns         | A0              | A0            |
| 24     | Maximum Data Access Time from Clock for<br>CL = 2                     | 6.0 ns          | 60              | 60            |
| 25     | Minimum Clock Cycle Time at CL = 1                                    | not supported   | FF              | FF            |
| 26     | Maximum Data Access Time from Clock at<br>CL = 1                      | not supported   | FF              | FF            |
| 27     | Minimum Row Precharge Time  | 20 ns           | 14              | 14            |
| 28     | Minimum Row Active to Row Active Delay<br>$t_{RRD}$                   | 15/16 ns        | 0F              | 10            |
| 29     | Minimum $\overline{RAS}$ to $\overline{CAS}$ Delay $t_{RCD}$          | 20 ns           | 14              | 14            |
| 30     | Minimum $\overline{RAS}$ Pulse Width $t_{RAS}$                        | 45 ns           | 2D              | 2D            |
| 31     | Module Bank Density (per bank)  | 64 MByte        | 10              | 10            |
| 32     | SDRAM Input Setup Time  | 1.5/2 ns        | 15              | 20            |
| 33     | SDRAM Input Hold Time   | 0.8/1 ns        | 08              | 10            |
| 34     | SDRAM Data Input Setup Time   | 1.5/2 ns        | 15              | 20            |
| 35     | SDRAM Data Input Hold Time  | 0.8/1 ns        | 08              | 10            |
| 36-61  | Superset Information (may be used in future)                          | –               | FF              | FF            |
| 62     | SPD Revision  | Revision 1.2    | 12              | 12            |
| 63     | Checksum for bytes 0 - 62   | –               | TBD             | TBD           |
| 64-125 | Manufacturers Information (optional)<br>(FF <sub>H</sub> if not used) | –               | –               | XX            |
| 126    | Max. Frequency Specification  |                 | 64              | 64            |
| 127    | Details   | –               | AF              | AF            |
| 128+   | Unused Storage Locations  | –               | FF              | FF            |

**Package Outlines**

